Lean Karlo S. Tolentino
Orcid: 0000-0002-8014-8229
According to our database1,
Lean Karlo S. Tolentino
authored at least 22 papers
between 2018 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2018
2019
2020
2021
2022
2023
2024
0
1
2
3
4
5
6
7
8
4
3
2
3
3
2
2
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
A 6-Gbps 16-nm FinFET CMOS I/O Buffer With Variation Insensitivity Ensured by Genetic Algorithm.
IEEE Trans. Circuits Syst. I Regul. Pap., November, 2024
A 13.73 ns Input Time Range TDA Design Based on Adjustable Current Sources Using 40-nm CMOS Process.
Circuits Syst. Signal Process., June, 2024
IEEE Trans. Very Large Scale Integr. Syst., May, 2024
Microelectron. J., 2024
A Multi-Level Power Gating Logic Controlled Driver for A 10-V Power Transistor Using 180-nm High Voltage BCD Process.
Proceedings of the 21st International SoC Design Conference, 2024
A 266.7 TOPS/W Computing-in Memory Using Single-Ended 6T 4-kb SRAM in 16-nm FinFET CMOS Process.
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
2023
A 210-MHz 4.23 fJ Energy/Bit 1-kb Asymmetrical Schmitt-Trigger-Based SRAM Using 40-nm CMOS Process.
IEEE Trans. Circuits Syst. II Express Briefs, October, 2023
A 2xVDD digital output buffer with gate driving stability and non-overlapping signaling control for slew-rate auto-adjustment using 16-nm FinFET CMOS process.
Integr., May, 2023
Circuits Syst. Signal Process., April, 2023
Passiveless Digitally Controlled Oscillator With Embedded PVT Detector Using 40-nm CMOS.
Proceedings of the 15th IEEE International Conference on ASIC, 2023
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2023
2022
A 40-nm CMOS Wide Input Range and Variable Gain Time-Difference Amplifier Based on Current Source Architecture.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022
2021
A 40-nm CMOS Multifunctional Computing-in-Memory (CIM) Using Single-Ended Disturb-Free 7T 1-Kb SRAM.
IEEE Trans. Very Large Scale Integr. Syst., 2021
An adaptive constant current and voltage mode P&O-based Maximum Power Point Tracking controller IC using 0.5-μm HV CMOS.
Microelectron. J., 2021
A 2.5-GHz 2×VDD 16-nm FinFET Digital Output Buffer with Slew Rate and Duty Cycle Self-Adjustment.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2021
2019
Utilization of e-Nose Sensory Modality as Add-On Feature for Advanced Driver Assistance System.
CoRR, 2019
Efficiency Improvement of Commercially Available MPPT Controllers Using Boost Converter.
CoRR, 2019
Development of an IoT-based Aquaponics Monitoring and Correction System with Temperature-Controlled Greenhouse.
Proceedings of the 2019 International SoC Design Conference, 2019
2018
Development of Fertile Egg Detection and Incubation System Using Image Processing and Automatic Candling.
Proceedings of the TENCON 2018, 2018