Krishnaswamy Nagaraj
According to our database1,
Krishnaswamy Nagaraj
authored at least 24 papers
between 1989 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
1990
1995
2000
2005
2010
2015
2020
0
1
2
3
1
1
1
1
2
1
2
1
1
2
2
1
1
1
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
ACM Trans. Design Autom. Electr. Syst., 2021
2019
Proceedings of the 24th IEEE European Test Symposium, 2019
2017
A 12-/14-bit, 4/2MSPS, 0.085mm<sup>2</sup> SAR ADC in 65nm using novel residue boosting.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017
2016
Proceedings of the 2016 IEEE SENSORS, Orlando, FL, USA, October 30 - November 3, 2016, 2016
2015
An Embedded 65 nm CMOS Remote Temperature Sensor With Digital Beta Correction and Series Resistance Cancellation Achieving an Inaccuracy of 0.4<sup>°</sup>C (3σ) From - 40<sup>°</sup>C to 130<sup>°</sup>C.
IEEE J. Solid State Circuits, 2015
2014
Corrections to "Area-Efficient Low-Noise Low-Spur Architecture for an Analog PLL Working From a Low Frequency Reference".
IEEE Trans. Circuits Syst. II Express Briefs, 2014
Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems, 2014
2013
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
2012
Area-Efficient Low-Noise Low-Spur Architecture for an Analog PLL Working From a Low Frequency Reference.
IEEE Trans. Circuits Syst. II Express Briefs, 2012
J. Circuits Syst. Comput., 2012
2011
IEEE Trans. Circuits Syst. II Express Briefs, 2011
2007
2005
2004
2001
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, 2001
2000
Widely programmable high-frequency continuous-time filters in digital CMOS technology.
IEEE J. Solid State Circuits, 2000
A dual-mode 700-Msamples/s 6-bit 200-Msamples/s 7-bit A/D converter in a 0.25-μm digital CMOS process.
IEEE J. Solid State Circuits, 2000
1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
1997
A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers.
IEEE J. Solid State Circuits, 1997
IEEE J. Solid State Circuits, 1997
1995
IEEE J. Solid State Circuits, May, 1995
1990
IEEE J. Solid State Circuits, August, 1990
1989