Kiran Puttaswamy

According to our database1, Kiran Puttaswamy authored at least 13 papers between 2001 and 2009.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2009
3D-Integrated SRAM Components for High-Performance Microprocessors.
IEEE Trans. Computers, 2009

2007
Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors.
Proceedings of the 13st International Conference on High-Performance Computer Architecture (HPCA-13 2007), 2007

Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors.
Proceedings of the 44th Design Automation Conference, 2007

2006
Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology.
Proceedings of the 2006 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2006), 2006

The impact of 3-dimensional integration on the design of arithmetic units.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Dynamic instruction schedulers in a 3-dimensional integration technology.
Proceedings of the 16th ACM Great Lakes Symposium on VLSI 2006, Philadelphia, PA, USA, April 30, 2006

Thermal analysis of a 3D die-stacked high-performance microprocessor.
Proceedings of the 16th ACM Great Lakes Symposium on VLSI 2006, Philadelphia, PA, USA, April 30, 2006

Entropy-based low power data TLB design.
Proceedings of the 2006 International Conference on Compilers, 2006

2005
Implementing Caches in a 3D Technology for High Performance Processors.
Proceedings of the 23rd International Conference on Computer Design (ICCD 2005), 2005

Possibility and Limitation of a Hardware-Assisted Data Prefetching Framework Using Off-Line Training of Markovian Predictors.
Proceedings of the 2005 International Conference on Computer Design, 2005

2002
Design space optimization of embedded memory systems via data remapping.
Proceedings of the 2002 Joint Conference on Languages, 2002

System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory.
Proceedings of the 15th International Symposium on System Synthesis (ISSS 2002), 2002

2001
The emerging power crisis in embedded processors: what can a poor compiler do?
Proceedings of the 2001 International Conference on Compilers, 2001


  Loading...