Kimming So

According to our database1, Kimming So authored at least 16 papers between 1980 and 1996.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

1996
Guest Editors' Introduction: Computer Architecture Simulations.
Int. J. Comput. Simul., 1996

1994
Performance and Design Choices of Level-Two Caches.
Proceedings of the 27th Annual Hawaii International Conference on System Sciences (HICSS-27), 1994

1993
Techniques to Enhance Cache Performance Across Parallel Program Sections.
Proceedings of the 1993 International Conference on Parallel Processing, 1993

1992
Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation.
Proceedings of the ASPLOS-V Proceedings, 1992

1991
Inter-Section Locality of Shared Data in Parallel Programs.
Proceedings of the International Conference on Parallel Processing, 1991

1989
Trace Driven Simulation for Studying MIMD Parallel Computers.
Proceedings of the International Conference on Parallel Processing, 1989

Performance Visualization of Parallel Programs on a Shared Memory Multiprocessor System.
Proceedings of the International Conference on Parallel Processing, 1989

1988
Cache Operations by MRU Change.
IEEE Trans. Computers, 1988

Program Locality of Vectorized Applications Running on the IBM 3090 with Vector Facility.
IBM Syst. J., 1988

Cache Performance of Vector Processors.
Proceedings of the 15th Annual International Symposium on Computer Architecture, 1988

1987
Memory Access Patterns of Parallel Scientific Programs.
Proceedings of the 1987 ACM SIGMETRICS conference on Measurement and modeling of computer systems, 1987

Cache Design of a Sub-Micron CMOS System/370.
Proceedings of the 14th Annual International Symposium on Computer Architecture. Pittsburgh, 1987

A Speedup Analyzer for Parallel Programs.
Proceedings of the International Conference on Parallel Processing, 1987

1980
A Stochastic Model of Bin-Packing
Inf. Control., February, 1980

Deterministic Scheduling with Pipelined Processors.
IEEE Trans. Computers, 1980

On the Comparison Between Single and Multiple Processor Systems.
Proceedings of the 7th Annual Symposium on Computer Architecture, 1980


  Loading...