Kenji Natori

According to our database1, Kenji Natori authored at least 25 papers between 1989 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
A Study on Performance and Stability of Current Control Systems by Using Multi-Level Inverters.
Proceedings of the IEEE International Conference on Mechatronics, 2021

2019
A Fundamental Study on LCLCL Filters for Grid-connected inverters.
Proceedings of the 2019 IEEE Conference on Control Technology and Applications, 2019

2016
A study on efficiency improvement by using multi-terminal power flow controller for DC power network.
Proceedings of the 2016 IEEE International Conference on Smart Grid Communications, 2016

2015
Electron transport mechanism of tungsten trioxide powder thin film studied by investigating effect of annealing on resistivity.
Microelectron. Reliab., 2015

Improvement of charge/discharge performance for lithium ion batteries with tungsten trioxide electrodes.
Microelectron. Reliab., 2015

Experimental study on performance improvement of force control by using multi-level converters.
Proceedings of the IECON 2015, 2015

2014
A novel hetero-junction Tunnel-FET using Semiconducting silicide-Silicon contact and its scalability.
Microelectron. Reliab., 2014

Characterization of interface state density of three-dimensional Si nanostructure by charge pumping measurement.
Microelectron. Reliab., 2014

A realization of high-performance motion control systems by applying multi-level converters.
Proceedings of the IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society, Dallas, TX, USA, October 29, 2014

Mechanical power factor as performance index of bilateral teleoperation systems.
Proceedings of the IEEE 13th International Workshop on Advanced Motion Control, 2014

2013
Disturbance-attenuation characteristic of a structure of time-delay system with communication disturbance observer.
Proceedings of the IEEE International Conference on Mechatronics, 2013

Advantage of TiN Schottky gate over conventional Ni for improved electrical characteristics in AlGaN/GaN HEMT.
Proceedings of the European Solid-State Device Research Conference, 2013

2012
Oxide and interface trap densities estimation in ultrathin W/La<sub>2</sub>O<sub>3</sub>/Si MOS capacitors.
Microelectron. Reliab., 2012

Resistive switching behavior of a CeO<sub>2</sub> based ReRAM cell incorporated with Si buffer layer.
Microelectron. Reliab., 2012

(100)- and (110)-oriented nMOSFETs with highly scaled EOT in La-silicate/Si interface for multi-gate architecture.
Proceedings of the 2012 European Solid-State Device Research Conference, 2012

A design method of time-delay systems with communication disturbance observer by using Pade approximation.
Proceedings of the 12th IEEE International Workshop on Advanced Motion Control, 2012

2011
Effects of La<sub>2</sub>O<sub>3</sub> incorporation in HfO<sub>2</sub> gated nMOSFETs on low-frequency noise.
Microelectron. Reliab., 2011

Structural advantages of rectangular-like channel cross-section on electrical characteristics of silicon nanowire field-effect transistors.
Microelectron. Reliab., 2011

Si nanowire FET and its modeling.
Sci. China Inf. Sci., 2011

2010
Time-Delay Compensation by Communication Disturbance Observer for Bilateral Teleoperation Under Time-Varying Delay.
IEEE Trans. Ind. Electron., 2010

A simplified structure for robustness enhancement of time-delay systems.
Proceedings of the 11th IEEE International Workshop on Advanced Motion Control, 2010

2009
Haptics for medical applications.
Artif. Life Robotics, 2009

2008
Stability Analysis and Practical Design Procedure of Time Delayed Control Systems With Communication Disturbance Observer.
IEEE Trans. Ind. Informatics, 2008

A Design Method of Communication Disturbance Observer for Time-Delay Compensation, Taking the Dynamic Property of Network Disturbance Into Account.
IEEE Trans. Ind. Electron., 2008

1989
An experimental 2-bit/cell storage DRAM for macrocell or memory-on-logic application.
IEEE J. Solid State Circuits, April, 1989


  Loading...