Keitaro Sekine
According to our database1,
Keitaro Sekine
authored at least 21 papers
between 1999 and 2010.
Collaborative distances:
Collaborative distances:
Timeline
2000
2002
2004
2006
2008
2010
0
1
2
3
4
5
6
7
1
2
1
2
3
2
1
2
1
3
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2010
A Signal Detection Circuit for 8b/10b 2.5 Gb/s Serial Data Communication System in 90 nm CMOS.
IEICE Trans. Electron., 2010
2008
Input-Feedforward Two-Path Band-Pass Delta-Sigma Modulator Based on Horizontal or Vertical Opamp Sharing Technique.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008
Balanced Three-Phase Active-RC Tow-Thomas Biquad Complex Filter for Wireless Communication Systems.
IEICE Trans. Electron., 2008
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008
2007
2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006
2005
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005
2003
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003
Proceedings of the ESSCIRC 2003, 2003
2002
A Digitally Programmable CMOS Universal Biquad Filter Using Current-Mode Integrators.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of BSDCon 2002, San Francisco, California, USA, February 11-14, 2002, 2002
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2002, 2002
2001
A CMOS OTA free from second order effects with a high input resistance Gm control terminal.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
A 1-MHz 7th-order continuous-time lowpass filter using very low distortion CMOS OTAs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Low voltage four-quadrant analog multiplier using square-root circuit based on CMOS pair.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999