Kazuyuki Wada

Orcid: 0000-0002-6246-8819

According to our database1, Kazuyuki Wada authored at least 29 papers between 1995 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
An Output Voltage Estimation and Regulation System Using Only the Primary-Side Electrical Parameters for Wireless Power Transfer Circuits.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., January, 2024

A Low-Power Lock-in Amplifier Suitable for Implementation on a Programmable System on-Chip.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

2021
Unitary equivalence classes of split-step quantum walks.
Quantum Inf. Process., 2021

2020
A weak limit theorem for a class of long-range-type quantum walks in 1d.
Quantum Inf. Process., 2020

2018
Multilevel pre-equalization using an analog FIR filter with multiple binary delay lines for 20-Gb/s 4-PAM multimode fiber transmission.
IEICE Electron. Express, 2018

2017
Analog FIR filter derived from the generating function for the Bernoulli numbers.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017

2009
A 0.6-V Dynamic Biasing Filter With 89-dB Dynamic Range in 0.18-µm CMOS.
IEEE J. Solid State Circuits, 2009

Multi-path Filters Robust to Substrate Noise and Nonlinearity.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

2008
Multi-Path Analog Circuits Robust to Digital Substrate Noise.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008

A 0.8-V Syllabic-Companding Log Domain Filter with 78-dB Dynamic Range in 0.35-µm CMOS.
IEICE Trans. Electron., 2008

2007
Band Connections for Digital Substrate Noise Reduction Using Active Cancellation Circuits.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2007

Synthesis Method of All Low-Voltage CMOS Instantaneous-Companding Log Domain Integrators.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2007

Simplified Low-Voltage CMOS Syllabic Companding Log Domain Filter.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

2006
Minimization of total area in integrated active RC filters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Band connections in active cancellation circuits against digital substrate noise.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Low-voltage CMOS syllabic-companding log domain filter.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
Active Shield Circuit for Digital Noise Suppression in Mixed-Signal Integrated Circuits.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005

Design Optimization of Active Shield Circuits for Digital Noise Suppression Based on Average Noise Evaluation.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005

2003
RC polyphase filter with flat gain characteristic.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2002
Wide-Input Range Linear Voltage-to-Current Converter Using Equivalent MOSFETs without Cutoff Region.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002

Fully On-Chip Active Guard Band Circuit for Digital Noise Cancellation.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002

Extension of Current Conveyor Concept and Its Applications.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002

Design of a body-effect reduced-source follower and its application to linearization technique.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

2001
Active guard band circuit for substrate noise suppression.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

2000
Power saving technique for MOS differential amplifiers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Novel voltage-regulating circuit for low-voltage and low-power OTA realization using MOSFETs in the non-saturation region.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

A novel class A CMOS current conveyor.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

1998
Reduction in output DC offset voltage of integrator-based filters.
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998

1995
Design automation for integrated continuous-time filters using integrators.
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995


  Loading...