Katsutoshi Saeki

According to our database1, Katsutoshi Saeki authored at least 15 papers between 1998 and 2018.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2018
Central Pattern Generator Based on Interstitial Cell Models Made from Bursting Neuron Models.
Proceedings of the Neural Information Processing - 25th International Conference, 2018

2014
IC implementation of spike-timing-dependent synaptic plasticity model using low capacitance value.
Proceedings of the 2014 IEEE Asia Pacific Conference on Circuits and Systems, 2014

A study on gas sensors using a SAW device.
Proceedings of the 2014 IEEE Asia Pacific Conference on Circuits and Systems, 2014

2012
A study on CPG model transition swing and stance pattern with interstitial cells.
Proceedings of the 2012 International Joint Conference on Neural Networks (IJCNN), 2012

2011
Associative memory using pulse-type hardware neural network with STDP synapses.
Proceedings of the 11th International Conference on Intelligent Systems Design and Applications, 2011

Pulse-type Neuro Devices with Two Time Windows in STDP and its Application to the Memory of Temporal Sequences Patterns.
Proceedings of the BIODEVICES 2011, 2011

2009
Synchronization of coupled pulse-type hardware neuron models for CPG model.
Proceedings of the International Joint Conference on Neural Networks, 2009

2008
Pulse-Type Hardware Neural Network with Two Time Windows in STDP.
Proceedings of the Advances in Neuro-Information Processing, 15th International Conference, 2008

Pulse-Type Neuro Devices with Spike Timing Dependent Synaptic Plasticity.
Proceedings of the First International Conference on Biomedical Electronics and Devices, 2008

2006
Extraction of Phase Information Buried in Fluctuation of a Pulse-type Hardware Neuron Model Using STDP.
Proceedings of the International Joint Conference on Neural Networks, 2006

2005
Short-term memory circuit using hardware ring neural networks.
Artif. Life Robotics, 2005

2003
A Study of Nonlinear Characteristics in a Hardware Active Dendrite Model.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003

CMOS Implementation of Neuron Models for an Artificial Auditory Neural Network.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2003

2002
Analog Hardware Implementation of a Mathematical Model of an Asynchronous Chaotic Neuron.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002

1998
Effects on an Active Feature on Neurodynamics and Chaotic Phenomena by Active Axon.
Proceedings of the Fifth International Conference on Neural Information Processing, 1998


  Loading...