Kaixi Hou

Orcid: 0000-0003-3921-6709

According to our database1, Kaixi Hou authored at least 20 papers between 2011 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Segmented Merge: A New Primitive for Parallel Sparse Matrix Computations.
Int. J. Parallel Program., 2021

2020
Segmented Merge: A New Primitive for Parallel Sparse Matrix Computations.
Proceedings of the Network and Parallel Computing, 2020

A Feasibility Study for MPI over HDFS.
Proceedings of the 2020 IEEE High Performance Extreme Computing Conference, 2020

2019
SEP-graph: finding shortest execution paths for graph processing under a hybrid framework on GPU.
Proceedings of the 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2019

2018
Exploring Performance Portability for Accelerators via High-level Parallel Patterns.
PhD thesis, 2018

A Framework for the Automatic Vectorization of Parallel Sort on x86-Based Processors.
IEEE Trans. Parallel Distributed Syst., 2018

Highly Efficient Compensation-Based Parallelism for Wavefront Loops on GPUs.
Proceedings of the 2018 IEEE International Parallel and Distributed Processing Symposium, 2018

2017
Exploring and analyzing the real impact of modern on-package memory on HPC scientific kernels.
Proceedings of the International Conference for High Performance Computing, 2017

Auto-Tuning Strategies for Parallelizing Sparse Matrix-Vector (SpMV) Multiplication on Multi- and Many-Core Processors.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium Workshops, 2017

A framework for fast and fair evaluation of automata processing hardware.
Proceedings of the 2017 IEEE International Symposium on Workload Characterization, 2017

Fast segmented sort on GPUs.
Proceedings of the International Conference on Supercomputing, 2017

GPU-UniCache: Automatic Code Generation of Spatial Blocking for Stencils on CPUs.
Proceedings of the Computing Frontiers Conference, 2017

Robotomata: A framework for approximate pattern matching of big data on an automata processor.
Proceedings of the 2017 IEEE International Conference on Big Data (IEEE BigData 2017), 2017

2016
AAlign: A SIMD Framework for Pairwise Sequence Alignment on x86-Based Multi-and Many-Core Processors.
Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium, 2016

Parallel Transposition of Sparse Data Structures.
Proceedings of the 2016 International Conference on Supercomputing, 2016

2015
ASPaS: A Framework for Automatic SIMDization of Parallel Sorting on x86-based Many-core Processors.
Proceedings of the 29th ACM on International Conference on Supercomputing, 2015

pDindel: Accelerating indel detection on a multicore CPU architecture with SIMD.
Proceedings of the 5th IEEE International Conference on Computational Advances in Bio and Medical Sciences, 2015

2014
Delivering Parallel Programmability to the Masses via the Intel MIC Ecosystem: A Case Study.
Proceedings of the 43rd International Conference on Parallel Processing Workshops, 2014

2011
The Research of Levenberg-Marquardt Algorithm in Curve Fittings on Multiple GPUs.
Proceedings of the IEEE 10th International Conference on Trust, 2011

Performance Evaluation of the Three-Dimensional Finite-Difference Time-Domain(FDTD) Method on Fermi Architecture GPUs.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2011


  Loading...