Julien Francq
Orcid: 0000-0002-4604-4522
According to our database1,
Julien Francq
authored at least 23 papers
between 2006 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
On csauthors.net:
Bibliography
2024
Standard specification-based intrusion detection for hierarchical industrial control systems.
Inf. Sci., February, 2024
Using CVSS scores can make more informed and more adapted Intrusion Detection Systems.
J. Univers. Comput. Sci., 2024
Proceedings of the 29th IEEE International Conference on Emerging Technologies and Factory Automation, 2024
How to Better Fit Reinforcement Learning for Pentesting: A New Hierarchical Approach.
Proceedings of the Computer Security - ESORICS 2024, 2024
SECL: A Zero-Day Attack Detector and Classifier based on Contrastive Learning and Strong Regularization.
Proceedings of the 19th International Conference on Availability, Reliability and Security, 2024
2023
Explainability-based Metrics to Help Cyber Operators Find and Correct Misclassified Cyberattacks.
SAFE@CoNEXT, 2023
Cyber Informedness: A New Metric using CVSS to Increase Trust in Intrusion Detection Systems.
Proceedings of the 2023 European Interdisciplinary Cybersecurity Conference, 2023
2022
An Industrial Control System Physical Testbed for Naval Defense Cybersecurity Research.
Proceedings of the IEEE European Symposium on Security and Privacy, 2022
2021
Systematic and Efficient Anomaly Detection Framework using Machine Learning on Public ICS Datasets.
Proceedings of the IEEE International Conference on Cyber Security and Resilience, 2021
2020
MitM Attack Detection in BLE Networks Using Reconstruction and Classification Machine Learning Techniques.
Proceedings of the ECML PKDD 2020 Workshops, 2020
2017
2016
Extended Generalized Feistel Networks Using Matrix Representation to Propose a New Lightweight Block Cipher: Lilliput.
IEEE Trans. Computers, 2016
2015
Study of a Parity Check Based Fault-Detection Countermeasure for the AES Key Schedule.
IACR Cryptol. ePrint Arch., 2015
Proceedings of the European Conference on Circuit Theory and Design, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
Proceedings of the Codes, Cryptology, and Information Security, 2015
2014
Low-level implementation and side-channel detection of stealthy hardware trojans on field programmable gate arrays.
IET Comput. Digit. Tech., 2014
2010
IACR Cryptol. ePrint Arch., 2010
Proceedings of the ReConFig'10: 2010 International Conference on Reconfigurable Computing and FPGAs, 2010
2009
Conception et sécurisation d'unités arithmétiques hautes performances pour courbes elliptiques. (Design and Securization of High-Performance Arithmetic Units for ECC).
PhD thesis, 2009
2008
Proceedings of the Fifth International Workshop on Fault Diagnosis and Tolerance in Cryptography, 2008
2006
Integrated Evaluation Platform for Secured Devices.
Proceedings of the 2nd International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2006