Joshua J. Yi
Orcid: 0000-0003-1603-7337
According to our database1,
Joshua J. Yi
authored at least 46 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part XII: Patent Families.
IEEE Micro, 2024
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part XI: Patent Families.
IEEE Micro, 2024
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part X: Patent Families.
IEEE Micro, 2024
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part IX: Patent Families.
IEEE Micro, 2024
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part VIII: Patent Families.
IEEE Micro, 2024
2023
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part VII: Relationship Between Prosecution Time and Claims.
IEEE Micro, 2023
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part VI: Relationship Between Prosecution Time and Claims.
IEEE Micro, 2023
Does Academic Research Drive Industrial Innovation in Computer Architecture? - Analyzing Citations to Academic Papers in Patents.
IEEE Micro, 2023
2022
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part V: References.
IEEE Micro, 2022
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part IV: Claims.
IEEE Micro, 2022
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part III: Claims.
IEEE Micro, 2022
IEEE Micro, 2022
IEEE Micro, 2022
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies - Part II: Prosecution Time and Effective Patent Term Length.
IEEE Micro, 2022
2021
Analysis of Historical Patenting Behavior and Patent Characteristics of Computer Architecture Companies.
IEEE Micro, 2021
IEEE Micro, 2021
2020
ACM Trans. Archit. Code Optim., 2020
2018
Proceedings of the 36th IEEE International Conference on Computer Design, 2018
2017
2016
2010
Programming Multicores: Do Applications Programmers Need to Write Explicitly Parallel Programs?
IEEE Micro, 2010
2009
Proceedings of the 2009 International Conference on Embedded Computer Systems: Architectures, 2009
2008
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008
2007
IEEE Trans. Computers, 2007
IEEE Micro, 2007
J. Parallel Distributed Comput., 2007
IEEE Comput. Archit. Lett., 2007
2006
Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations.
IEEE Trans. Computers, 2006
IEEE Micro, 2006
Proceedings of the 2006 IEEE International Symposium on Performance Analysis of Systems and Software, 2006
Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems.
Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), 2006
Proceedings of the 2006 IEEE International Symposium on Workload Characterization, 2006
The exigency of benchmark and compiler drift: designing tomorrow's processors with yesterday's tools.
Proceedings of the 20th Annual International Conference on Supercomputing, 2006
Proceedings of the Handbook of Nature-Inspired and Innovative Computing, 2006
2005
IEEE Trans. Computers, 2005
Proceedings of the 11th International Conference on High-Performance Computer Architecture (HPCA-11 2005), 2005
2003
Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), 2003
2002
Proceedings of the 20th International Conference on Computer Design (ICCD 2002), 2002
Increasing Instruction-Level Parallelism with Instruction Precomputation (Research Note).
Proceedings of the Euro-Par 2002, 2002