Joseph S. Friedman
Orcid: 0000-0001-9847-4455
According to our database1,
Joseph S. Friedman
authored at least 58 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Harnessing stochasticity for superconductive multi-layer spike-rate-coded neuromorphic networks.
Neuromorph. Comput. Eng., March, 2024
CoRR, 2024
Complete Boolean Algebra for Memristive and Spintronic Asymmetric Basis Logic Functions.
CoRR, 2024
2023
Neuromorph. Comput. Eng., June, 2023
Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe2 Thin Film Transistors.
CoRR, 2023
Proceedings of the 18th ACM International Symposium on Nanoscale Architectures, 2023
2022
Intrinsic Lateral Inhibition Facilitates Winner-Take-All in Domain Wall Racetrack Arrays for Neuromorphic Computing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Physically and Algorithmically Secure Logic Locking with Hybrid CMOS/Nanomagnet Logic Circuits.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
2021
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
IEEE Trans. Computers, 2021
CoRR, 2021
Shape-Dependent Multi-Weight Magnetic Artificial Synapses for Neuromorphic Computing.
CoRR, 2021
CoRR, 2021
Controllable reset behavior in domain wall-magnetic tunnel junction artificial neurons for task-adaptable computation.
CoRR, 2021
Proceedings of the Reversible Computation - 13th International Conference, 2021
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
2020
Domain Wall Leaky Integrate-and-Fire Neurons with Shape-Based Configurable Activation Functions.
CoRR, 2020
Unsupervised Competitive Hardware Learning Rule for Spintronic Clustering Architecture.
CoRR, 2020
Proceedings of the 28th IFIP/IEEE International Conference on Very Large Scale Integration, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
CMOS-Free Magnetic Domain Wall Leaky Integrate-and-Fire Neurons with Intrinsic Lateral Inhibition.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Plasticity-Enhanced Domain-Wall MTJ Neural Networks for Energy-Efficient Online Learning.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
CoRR, 2019
Shape-based Magnetic Domain Wall Drift for an Artificial Spintronic Leaky Integrate-and-Fire Neuron.
CoRR, 2019
2018
Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures, 2018
Circuit-Level Evaluation of the Generation of Truly Random Bits with Superparamagnetic Tunnel Junctions.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
Int. J. Approx. Reason., 2017
Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
2016
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures, 2016
2015
IEEE J. Emerg. Sel. Topics Circuits Syst., 2015
Magnetoresistance implications for complementary magnetic tunnel junction logic (CMAT).
Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures, 2015
Proceedings of the 2015 Euromicro Conference on Digital System Design, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
2014
2013
Proceedings of the 26th Symposium on Integrated Circuits and Systems Design, 2013
2012
Proceedings of the 2012 IEEE/ACM International Symposium on Nanoscale Architectures, 2012
Proceedings of the Great Lakes Symposium on VLSI 2012, 2012