José M. Valverde
According to our database1,
José M. Valverde
authored at least 12 papers
between 1993 and 2019.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2019
Proceedings of the Developments and Advances in Defense and Security, 2019
2010
IEEE Trans. Circuits Syst. II Express Briefs, 2010
Single-pair bulk-driven CMOS input stage: A compact low-voltage analog cell for scaled technologies.
Integr., 2010
2009
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009
2000
IEEE J. Solid State Circuits, 2000
1997
Cork quality classification system using a unified image processing and fuzzy-neural network methodology.
IEEE Trans. Neural Networks, 1997
Programmable time-multiplexed switched-capacitor variable equalizer for arbitrary frequency response realizations.
IEEE J. Solid State Circuits, 1997
1996
VERDI: an acoustically programmable and adjustable CMOS mixed-mode signal processor for hearing aid applications.
IEEE J. Solid State Circuits, 1996
1995
IEEE J. Solid State Circuits, February, 1995
A Class of Fully-Differential Basic Building Blocks Based on Unity-Gain Differnence Feedback.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
1993
Constant-G/sub m/ rail-to-rail common-mode range input stage with minimum CMRR degradation.
IEEE J. Solid State Circuits, June, 1993