Jörg Mische
Orcid: 0000-0002-8345-2760
According to our database1,
Jörg Mische
authored at least 28 papers
between 2007 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
Int. J. Parallel Program., 2021
2018
Proceedings of the 26th International Conference on Real-Time Networks and Systems, 2018
Lightweight Hardware Synchronization for Avoiding Buffer Overflows in Network-on-Chips.
Proceedings of the Architecture of Computing Systems - ARCS 2018, 2018
2017
Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-Chip, 2017
Proceedings of the Architecture of Computing Systems - ARCS 2017, 2017
2016
ACM Trans. Embed. Comput. Syst., 2016
Proceedings of the 16th International Workshop on Worst-Case Execution Time Analysis, 2016
2014
Proceedings of the 22nd International Conference on Real-Time Networks and Systems, 2014
2013
ACM Trans. Embed. Comput. Syst., 2013
parMERASA - Multi-core Execution of Parallelised Hard Real-Time Applications Supporting Analysability.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
2012
Proceedings of the Fifth International Workshop on Network on Chip Architectures, 2012
2011
RTOS support for execution of parallelized hard real-time tasks on the MERASA multi-core processor.
Comput. Syst. Sci. Eng., 2011
Proceedings of the Organic Computing - A Paradigm Shift for Complex Systems, 2011
2010
IEEE Micro, 2010
Proceedings of the 16th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2010
RTOS Support for Parallel Execution of Hard Real-Time Applications on the MERASA Multi-core Processor.
Proceedings of the 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing, 2010
Optimisation of Energy Consumption of Soft Real-Time Applications by Workload Prediction.
Proceedings of the 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing Workshops, 2010
How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT.
Proceedings of the Architecture of Computing Systems, 2010
Proceedings of the 10th IEEE International Conference on Computer and Information Technology, 2010
2009
Implementing AUTOSAR scheduling and resource management on an embedded SMT processor.
Proceedings of the 12th International Workshop on Software and Compilers for Embedded Systems, 2009
Proceedings of the High Performance Embedded Architectures and Compilers, 2009
2008
Proceedings of the Software Technologies for Embedded and Ubiquitous Systems, 2008
Predictable dynamic instruction scratchpad for simultaneous multithreaded processors.
Proceedings of the 9th workshop on MEmory performance, 2008
Exploiting spare resources of in-order SMT processors executing hard real-time threads.
Proceedings of the 26th International Conference on Computer Design, 2008
An Operating System Architecture for Organic Computing in Embedded Real-Time Systems.
Proceedings of the Autonomic and Trusted Computing, 5th International Conference, 2008
2007
Proceedings of the Embedded Computer Systems: Architectures, 2007