Jörg-Christian Niemann

According to our database1, Jörg-Christian Niemann authored at least 13 papers between 2003 and 2008.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2008
Ressourceneffiziente Schaltungstechnik eingebetteter Parallelrechner: GigaNetIC.
PhD thesis, 2008

2007
Resource efficiency of the GigaNetIC chip multiprocessor architecture.
J. Syst. Archit., 2007

GigaNoC - A Hierarchical Network-on-Chip for Scalable Chip-Multiprocessors.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

A Multiprocessor Cache for Massively Parallel SoC Architectures.
Proceedings of the Architecture of Computing Systems, 2007

2006
Application-Driven Development of Concurrent Packet Processing Platforms.
Proceedings of the Fifth International Conference on Parallel Computing in Electrical Engineering (PARELEC 2006), 2006

GigaNetIC - A Scalable Embedded On-Chip Multiprocessor Architecture for Network Applications.
Proceedings of the Architecture of Computing Systems, 2006

2005
A Scalable Parallel SoC Architecture for Network Processors.
Proceedings of the 2005 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2005), 2005

Adaptable Switch Boxes as On-Chip Routing Nodes for Networks-on-Chip.
Proceedings of the From Specification to Embedded Systems Application [International Embedded Systems Symposium, 2005

Analytical approach to massively parallel architectures for nanotechnologies.
Proceedings of the 16th IEEE International Conference on Application-Specific Systems, 2005

2004
Network Application Driven Instruction Set Extensions for Embedded Processing Clusters.
Proceedings of the 2004 International Conference on Parallel Computing in Electrical Engineering (PARELEC 2004), 2004

A Mapping Strategy for Resource-Efficient Network Processing on Multiprocessor SoC.
Proceedings of the 2004 Design, 2004

2003
A holistic methodology for network processor design.
Proceedings of the 28th Annual IEEE Conference on Local Computer Networks (LCN 2003), 2003

A performance evaluation method for optimizing embedded applications.
Proceedings of the 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC'03), 30 June, 2003


  Loading...