John J. Lee
Orcid: 0000-0002-5335-9071Affiliations:
- Indiana University-Purdue University Indianapolis, Department of Electrical and Computer Engineering, IN, USA
- Georgia Institute of Technology, Washington, DC, USA (PhD 2003/2004)
According to our database1,
John J. Lee
authored at least 52 papers
between 2001 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2005
2010
2015
2020
0
1
2
3
4
5
6
7
1
1
1
1
3
2
1
1
2
2
1
2
1
1
1
1
4
2
1
2
1
1
1
2
1
3
1
4
3
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on dl.acm.org
On csauthors.net:
Bibliography
2024
Interfacing GaN HEMTs with Josephson Junctions: A Novel Approach to High-Frequency Electronics.
Proceedings of the 67th IEEE International Midwest Symposium on Circuits and Systems, 2024
2023
Machine-Learning-Enhanced Blockchain Consensus With Transaction Prioritization for Smart Cities.
IEEE Internet Things J., 2023
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
Data Acquisition Platform for The Energy Management of Smart Factories and Buildings.
Proceedings of the 17th International Conference on Ubiquitous Information Management and Communication, 2023
Proceedings of the 17th International Conference on Ubiquitous Information Management and Communication, 2023
2022
IEEE Internet Things J., 2022
2021
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021
Proceedings of the ICC 2021, 2021
2020
Proceedings of the 14th International Conference on Ubiquitous Information Management and Communication, 2020
2017
A GPU-oriented online recommendation algorithm for efficient processing of time-varying continuous data streams.
Knowl. Inf. Syst., 2017
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
GPU-LMDDA: a bit-vector GPU-based deadlock detection algorithm for multi-unit resource systems.
Int. J. Parallel Emergent Distributed Syst., 2016
GPU-OSDDA: a bit-vector GPU-based deadlock detection algorithm for single-unit resource systems.
Int. J. Parallel Emergent Distributed Syst., 2016
Proceedings of the 2016 IEEE International Parallel and Distributed Processing Symposium, 2016
Proceedings of the 25th ACM International Conference on Information and Knowledge Management, 2016
2015
Proceedings of the 2015 IEEE International Congress on Big Data, New York City, NY, USA, June 27, 2015
2014
Context Generator and Behavior Translator in a Multilayer Architecture for a Modular Development Process of Cyber-Physical Robot Systems.
IEEE Trans. Ind. Electron., 2014
Int. J. Data Min. Model. Manag., 2014
Adaptive-optics optical coherence tomography processing using a graphics processing unit.
Proceedings of the 36th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2014
2013
Knowl. Inf. Syst., 2013
Proceedings of the 2013 IEEE International Conference on Big Data (IEEE BigData 2013), 2013
2012
ACM Trans. Embed. Comput. Syst., 2012
Proceedings of the 2012 IEEE International Conference on Electro/Information Technology, 2012
Proceedings of the 2012 IEEE International Conference on Electro/Information Technology, 2012
2011
A Novel Multicontext Coarse-Grained Reconfigurable Architecture (CGRA) For Accelerating Column-Oriented Databases.
ACM Trans. Reconfigurable Technol. Syst., 2011
A parallel multi-unit resource deadlock detection algorithm with O(log<sub>2</sub>/min(m, n))) overall run-time complexity.
J. Parallel Distributed Comput., 2011
StreamFitter: A Real Time Linear Regression Analysis System for Continuous Data Streams.
Proceedings of the Database Systems for Advanced Applications, 2011
2010
A True O(1) Parallel Deadlock Detection Algorithm for Single-Unit Resource Systems and Its Hardware Implementation.
IEEE Trans. Parallel Distributed Syst., 2010
Int. J. Comput. Aided Eng. Technol., 2010
Proceedings of the ACM SIGMOD International Conference on Management of Data, 2010
A General Purpose FPGA Data Filter for Data Stream Processing.
Proceedings of the 2010 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2010
An O(n) Parallel Shortest Path Algorithm and Its Hardware Implementation.
Proceedings of the 2010 International Conference on Computer Design, 2010
2009
An XML-Based ADL Framework for Automatic Generation of Multithreaded Computer Architecture Simulators.
IEEE Comput. Archit. Lett., 2009
A Novel Multicontext Coarse-Grained Join Accelerator for Column-Oriented Databases.
Proceedings of the 2009 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2009
2008
A Novel O(1) Deadlock Detection Methodology for Multiunit Resource Systems and Its Hardware Implementation for System-on-Chip.
IEEE Trans. Parallel Distributed Syst., 2008
IEEE Comput. Archit. Lett., 2008
Main Memory DBMS on Modern Processors, a Scalable Approach for Database Performance Characterization Using Simulation.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2008
Multiprocessor Simulation Using Communicating Sequential Processes.
Proceedings of the 2008 International Conference on Modeling, 2008
Characterization of TPC-H queries for a column-oriented database on a dual-core amd athlon processor.
Proceedings of the 17th ACM Conference on Information and Knowledge Management, 2008
R-tree: A Hardware Implementation.
Proceedings of the 2008 International Conference on Computer Design, 2008
2007
A Novel Parallel Deadlock Detection Algorithm and Hardware for Multiprocessor System-on-a-Chip.
IEEE Comput. Archit. Lett., 2007
Simulation of hybrid computer architectures: simulators, methodologies and recommendations.
Proceedings of the IFIP VLSI-SoC 2007, 2007
A novel O(1) parallel deadlock detection algorithm and architecture for multi-unit resource systems.
Proceedings of the 25th International Conference on Computer Design, 2007
Design Space Exploration of Multiprocessor Systems with MultiContext Reconfigurable Co-Processors.
Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2007
2006
IEEE Trans. Parallel Distributed Syst., 2006
2005
ACM Trans. Design Autom. Electr. Syst., 2005
2004
Hardware/Software Deadlock Avoidance for Multiprocessor Multiresource System-on-a-Chip.
PhD thesis, 2004
Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, 2004
2003
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003
2001
Proceedings of the 2001 International Conference on Compilers, 2001