Johannes Müller

Orcid: 0000-0001-6480-6159

Affiliations:
  • TU Kaiserslautern, Germany


According to our database1, Johannes Müller authored at least 13 papers between 2020 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
A Scalable Formal Verification Methodology for Data-Oblivious Hardware.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., September, 2024

VeriCHERI: Exhaustive Formal Security Verification of CHERI at the RTL.
CoRR, 2024

Data-Oblivious and Performant: On Designing Security-Conscious Hardware.
Proceedings of the 25th IEEE Latin American Test Symposium, 2024

A Golden-Free Formal Method for Trojan Detection in Non-Interfering Accelerators.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024

MCU-Wide Timing Side Channels and Their Detection.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024

2023
An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors.
IEEE Trans. Computers, 2023

A New Security Threat in MCUs - SoC-wide timing side channels and how to find them.
CoRR, 2023

Fault Attacks on Access Control in Processors: Threat, Formal Analysis and Microarchitectural Mitigation.
IEEE Access, 2023

Design of Access Control Mechanisms in Systems-on-Chip with Formal Integrity Guarantees.
Proceedings of the 32nd USENIX Security Symposium, 2023

UPEC-PN: Exhaustive constant time verification of low-level software using property checking.
Proceedings of the Methods and Description Languages for Modelling and Verification of Circuits and Systems, 2023

2022
Towards a formally verified hardware root-of-trust for data-oblivious computing.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

2021
A Formal Approach to Confidentiality Verification in SoCs at the Register Transfer Level.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

2020
A Formal Approach for Detecting Vulnerabilities to Transient Execution Attacks in Out-of-Order Processors.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020


  Loading...