João M. P. Cardoso
Orcid: 0000-0002-7353-1799Affiliations:
- Universidade do Porto, Portugal
According to our database1,
João M. P. Cardoso
authored at least 182 papers
between 1998 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on web.fe.up.pt
-
on orcid.org
On csauthors.net:
Bibliography
2024
A Flexible-Granularity Task Graph Representation and Its Generation from C Applications (WIP).
Proceedings of the 25th ACM SIGPLAN/SIGBED International Conference on Languages, 2024
2023
A Study on Hyperparameters Configurations for an Efficient Human Activity Recognition System.
Proceedings of the 8th international Workshop on Sensor-Based Activity Recognition and Artificial Intelligence, 2023
Proceedings of the 34th IEEE International Conference on Application-specific Systems, 2023
A CPU-FPGA Holistic Source-To-Source Compilation Approach for Partitioning and Optimizing C/C++ Applications.
Proceedings of the 32nd International Conference on Parallel Architectures and Compilation Techniques, 2023
2022
IEEE Trans. Software Eng., 2022
2021
An Efficient Monte Carlo-Based Probabilistic Time-Dependent Routing Calculation Targeting a Server-Side Car Navigation System.
IEEE Trans. Emerg. Top. Comput., 2021
Guest Editorial: IEEE TC Special Section on Compiler Optimizations for FPGA-Based Systems.
IEEE Trans. Computers, 2021
PeerJ Comput. Sci., 2021
Neurocomputing, 2021
Improving Performance and Energy Consumption in Embedded Systems via Binary Acceleration: A Survey.
ACM Comput. Surv., 2021
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2021
On the Performance Effect of Loop Trace Window Size on Scheduling for Configurable Coarse Grain Loop Accelerators.
Proceedings of the International Conference on Field-Programmable Technology, 2021
Proceedings of the CF '21: Computing Frontiers Conference, 2021
2020
Source-to-source compilation targeting OpenMP-based automatic parallelization of C applications.
J. Supercomput., 2020
Concurr. Comput. Pract. Exp., 2020
kNN Prototyping Schemes for Embedded Human Activity Recognition with Online Learning.
Comput., 2020
Optimizing OpenCL Code for Performance on FPGA: k-Means Case Study With Integer Data Sets.
IEEE Access, 2020
Proceedings of the International Conference on Field-Programmable Technology, 2020
Executing ARMv8 Loop Traces on Reconfigurable Accelerator via Binary Translation Framework.
Proceedings of the 30th International Conference on Field-Programmable Logic and Applications, 2020
2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
Nonio - modular automatic compiler phase selection and ordering specialization framework for modern compilers.
SoftwareX, 2019
Microprocess. Microsystems, 2019
Proceedings of the 14th International Conference on Soft Computing Models in Industrial and Environmental Applications (SOCO 2019), 2019
Supporting the Scale-Up of High Performance Application to Pre-Exascale Systems: The ANTAREX Approach.
Proceedings of the 27th Euromicro International Conference on Parallel, 2019
An Efficient Scheme for Prototyping kNN in the Context of Real-Time Human Activity Recognition.
Proceedings of the Intelligent Data Engineering and Automated Learning - IDEAL 2019, 2019
Proceedings of the Progress in Artificial Intelligence, 2019
Proceedings of the Progress in Artificial Intelligence, 2019
Proceedings of the Applied Reconfigurable Computing - 15th International Symposium, 2019
2018
CoRR, 2018
CoRR, 2018
CoRR, 2018
Comput. Lang. Syst. Struct., 2018
Proceedings of the 2018 Annual IEEE International Systems Conference, 2018
An approach based on a DSL + API for programming runtime adaptivity and autotuning concerns.
Proceedings of the 33rd Annual ACM Symposium on Applied Computing, 2018
Proceedings of the IEEE International Conference on Parallel & Distributed Processing with Applications, 2018
Proceedings of the 9th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2018
Proceedings of the 9th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2018
AutoPar-Clava: An Automatic Parallelization source-to-source tool for C code applications.
Proceedings of the 9th Workshop on Parallel Programming and RunTime Management Techniques for Manycore Architectures and 7th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2018
Proceedings of the Euro-Par 2018: Parallel Processing Workshops, 2018
ANTAREX: A DSL-Based Approach to Adaptively Optimizing and Enforcing Extra-Functional Properties in High Performance Computing.
Proceedings of the 21st Euromicro Conference on Digital System Design, 2018
SOCRATES - A seamless online compiler and system runtime autotuning framework for energy-aware applications.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018
Proceedings of the 15th ACM International Conference on Computing Frontiers, 2018
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018
2017
J. Signal Process. Syst., 2017
Generation of Customized Accelerators for Loop Pipelining of Binary Instruction Traces.
IEEE Trans. Very Large Scale Integr. Syst., 2017
ACM Trans. Reconfigurable Technol. Syst., 2017
ACM Trans. Reconfigurable Technol. Syst., 2017
J. Syst. Archit., 2017
Special issue on design of algorithms and architectures for signal and image processing.
J. Syst. Archit., 2017
J. Comput. Sci., 2017
Foreword to the special issue of the 18th IEEE international conference on computational science and engineering (CSE2015).
Concurr. Comput. Pract. Exp., 2017
Proceedings of the 2017 International Conference on Embedded Computer Systems: Architectures, 2017
Proceedings of the Symposium on Applied Computing, 2017
Proceedings of the Parallel Computing is Everywhere, 2017
Proceedings of the 5th International Workshop on OpenCL, 2017
Proceedings of the Euro-Par 2017: Parallel Processing Workshops, 2017
Proceedings of the Progress in Artificial Intelligence, 2017
Proceedings of the Computer Information Systems and Industrial Management, 2017
2016
ACM Trans. Archit. Code Optim., 2016
Performance-driven instrumentation and mapping strategies using the LARA aspect-oriented programming approach.
Softw. Pract. Exp., 2016
Microprocess. Microsystems, 2016
Proceedings of the 3rd ACM SIGPLAN International Workshop on Libraries, 2016
Proceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, 2016
Proceedings of the 14th IEEE International Conference on Industrial Informatics, 2016
Autotuning and adaptivity approach for energy efficient Exascale HPC systems: The ANTAREX approach.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016
Proceedings of the 2016 Conference on Design and Architectures for Signal and Image Processing (DASIP), 2016
Proceedings of the ACM International Conference on Computing Frontiers, CF'16, 2016
2015
ACM Trans. Reconfigurable Technol. Syst., 2015
Des. Autom. Embed. Syst., 2015
CoRR, 2015
Use of Previously Acquired Positioning of Optimizations for Phase Ordering Exploration.
Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems, 2015
Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems, 2015
Proceedings of the 30th Annual ACM Symposium on Applied Computing, 2015
Proceedings of the 2nd ACM SIGPLAN International Workshop on Libraries, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Proceedings of the 25th International Conference on Field Programmable Logic and Applications, 2015
Proceedings of the 2015 Forum on Specification and Design Languages, 2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
ANTAREX - AutoTuning and Adaptivity appRoach for Energy Efficient eXascale HPC Systems.
Proceedings of the 18th IEEE International Conference on Computational Science and Engineering, 2015
2014
A DSL for specifying run-time adaptations for embedded systems: an application to vehicle stereo navigation.
J. Supercomput., 2014
Int. J. Reconfigurable Comput., 2014
IEEE Embed. Syst. Lett., 2014
Representation of Evolutionary Algorithms in FPGA Cluster for Project of Large-Scale Networks.
CoRR, 2014
Proceedings of the ARRAY'14: Proceedings of the 2014 ACM SIGPLAN International Workshop on Libraries, 2014
Proceedings of the SIGPLAN/SIGBED Conference on Languages, 2014
Proceedings of the IEEE International Symposium on Parallel and Distributed Processing with Applications, 2014
Proceedings of the 2014 IEEE International Parallel & Distributed Processing Symposium Workshops, 2014
Proceedings of the 5th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures and the 3rd Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms, 2014
Coarse/Fine-grained Approaches for Pipelining Computing Stages in FPGA-Based Multicore Architectures.
Proceedings of the Euro-Par 2014: Parallel Processing Workshops, 2014
Proceedings of the IEEE Congress on Evolutionary Computation, 2014
2013
IEEE Trans. Ind. Informatics, 2013
Microprocess. Microsystems, 2013
J. Syst. Archit., 2013
Transparent Runtime Migration of Loop-Based Traces of Processor Instructions to Reconfigurable Processing Units.
Int. J. Reconfigurable Comput., 2013
Proceedings of the 2nd Symposium on Languages, Applications and Technologies, 2013
Proceedings of the 28th Annual ACM Symposium on Applied Computing, 2013
Proceedings of the 11th IEEE International Conference on Industrial Informatics, 2013
Proceedings of the Design, Automation and Test in Europe, 2013
Proceedings of the Reconfigurable Computing: Architectures, Tools and Applications, 2013
Deriving Resource Efficient Designs Using the REFLECT Aspect-Oriented Approach - (Extended Abstract).
Proceedings of the Reconfigurable Computing: Architectures, Tools and Applications, 2013
2012
Int. J. Parallel Program., 2012
Proceedings of the 25th Symposium on Integrated Circuits and Systems Design, 2012
Proceedings of the 2012 International Conference on Embedded Computer Systems: Architectures, 2012
Proceedings of the 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2012
Proceedings of the Computational Science and Its Applications - ICCSA 2012, 2012
Proceedings of the 2012 IEEE 20th Annual International Symposium on Field-Programmable Custom Computing Machines, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
Proceedings of the 15th IEEE International Conference on Computational Science and Engineering, 2012
Proceedings of the Companion Volume of the 11th International Conference on Aspect-oriented Software Development, 2012
Proceedings of the 11th International Conference on Aspect-oriented Software Development, 2012
Analysis of error detection schemes: Toolchain support and hardware/software implications.
Proceedings of the 2012 NASA/ESA Conference on Adaptive Hardware and Systems, 2012
2011
Fast placement and routing by extending coarse-grained reconfigurable arrays with Omega Networks.
J. Syst. Archit., 2011
Int. J. Reconfigurable Comput., 2011
Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, 2011
Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, 2011
Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, 2011
Proceedings of the IEEE/IFIP 9th International Conference on Embedded and Ubiquitous Computing, 2011
2010
Pers. Ubiquitous Comput., 2010
Pervasive Mob. Comput., 2010
Mob. Networks Appl., 2010
Proceedings of the Fourth International Conference on Network and System Security, 2010
Proceedings of the 24th IEEE International Symposium on Parallel and Distributed Processing, 2010
Proceedings of the International Conference on Field-Programmable Technology, 2010
On Identifying Patterns in Code Repositories to Assist the Generation of Hardware Templates.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2010
Proceedings of the International Conference on Field Programmable Logic and Applications, 2010
2009
Proceedings of the 21st International Symposium on Computer Architecture and High Performance Computing, 2009
Proceedings of the 2009 ACM Symposium on Applied Computing (SAC), 2009
Proceedings of the On the Move to Meaningful Internet Systems: OTM 2009 Workshops, 2009
Proceedings of the Mobile Wireless Middleware, 2009
Proceedings of the Mobile Wireless Middleware, 2009
Proceedings of the 16th IEEE International Conference on Electronics, 2009
Proceedings of the Generative and Transformational Techniques in Software Engineering III, 2009
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009
On Simplifying Placement and Routing by Extending Coarse-Grained Reconfigurable Arrays with Omega Networks.
Proceedings of the Reconfigurable Computing: Architectures, 2009
2008
J. Signal Process. Syst., 2008
Proceedings of the IEEE Symposium on Application Specific Processors, 2008
Proceedings of the Distributed Embedded Systems: Design, 2008
Combining Rewriting-Logic, Architecture Generation, and Simulation to Exploit Coarse-Grained Reconfigurable Architectures.
Proceedings of the 16th IEEE International Symposium on Field-Programmable Custom Computing Machines, 2008
2007
Proceedings of the IEEE Second International Symposium on Industrial Embedded Systems, 2007
Proceedings of the IEEE Second International Symposium on Industrial Embedded Systems, 2007
A Polynomial Placement Algorithm for Data Driven Coarse-Grained Reconfigurable Architectures.
Proceedings of the 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), 2007
Using Rewriting Logic to Match Patterns of Instructions from a Compiler Intermediate Form to Coarse-Grained Processing Elements.
Proceedings of the 21th International Parallel and Distributed Processing Symposium (IPDPS 2007), 2007
Proceedings of the FPL 2007, 2007
Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, 2007
Proceedings of the Reconfigurable Computing: Architectures, 2007
2006
Proceedings of the IEEE International Conference on Systems, 2006
Proceedings of the 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, 2006
Proceedings of the Information Technology For Balanced Manufacturing Systems, 2006
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006
2005
Proceedings of the Embedded Computer Systems: Architectures, 2005
Proceedings of the 10th Annual SIGCSE Conference on Innovation and Technology in Computer Science Education, 2005
An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs.
Proceedings of the 2005 Design, 2005
Proceedings of the Second Conference on Computing Frontiers, 2005
Proceedings of the 16th IEEE International Conference on Application-Specific Systems, 2005
2004
Proceedings of the Computer Systems: Architectures, 2004
Proceedings of the Computer Systems: Architectures, 2004
A Real Time Gesture Recognition System for Mobile Robots.
Proceedings of the ICINCO 2004, 2004
Proceedings of the Field Programmable Logic and Application, 2004
2003
On Combining Temporal Partitioning and Sharing of Functional Units in Compilation for Reconfigurable Architectures.
IEEE Trans. Computers, 2003
Proceedings of the 2003 ACM Symposium on Applied Computing (SAC), 2003
Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms.
Proceedings of the 17th International Parallel and Distributed Processing Symposium (IPDPS 2003), 2003
2002
Proceedings of the Field-Programmable Logic and Applications, 2002
Fast and Guaranteed C Compilation onto the PACT-XPP? Reconfigurable Computing Platform.
Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), 2002
2001
Compilation Increasing the Scheduling Scope for Multi-memory-FPGA-Based Custom Computing Machines.
Proceedings of the Field-Programmable Logic and Applications, 2001
Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2001
1999
An Enhanced Static-List Scheduling Algorithm for Temporal Partitioning onto RPUs.
Proceedings of the VLSI: Systems on a Chip, 1999
Macro-Based Hardware Compilation of Java(tm) Bytecodes into a Dynamic Reconfigurable Computing System.
Proceedings of the 7th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '99), 1999
1998
Towards an automatic path from Java<sup>TM</sup> bytecodes to hardware through high-level synthesis.
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998