Jo Vliegen
Orcid: 0000-0003-4258-2208
According to our database1,
Jo Vliegen
authored at least 44 papers
between 2009 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
SPArch: A Hardware-oriented Sketch-based Architecture for High-speed Network Flow Measurements.
ACM Trans. Priv. Secur., November, 2024
A Genetic Programming approach for hardware-oriented hash functions for network security applications.
Appl. Soft Comput., 2024
A Systematic Exploration of Evolutionary Computation for the Design of Hardware-oriented Non-cryptographic Hash Functions.
Proceedings of the Genetic and Evolutionary Computation Conference, 2024
Proceedings of the 21st ACM International Conference on Computing Frontiers, 2024
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2024
2023
J. Inf. Secur. Appl., June, 2023
Optimized algorithms and architectures for fast non-cryptographic hash functions in hardware.
Microprocess. Microsystems, April, 2023
Proceedings of the 42nd International Symposium on Reliable Distributed Systems, 2023
Evolving Non-cryptographic Hash Functions Using Genetic Programming for High-speed Lookups in Network Security Applications.
Proceedings of the Applications of Evolutionary Computation - 26th European Conference, 2023
2022
Hardware-oriented optimization of Bloom filter algorithms and architectures for ultra-high-speed lookups in network applications.
Microprocess. Microsystems, September, 2022
An Analysis of the Hardware-Friendliness of AMQ Data Structures for Network Security.
Proceedings of the Security, Privacy, and Applied Cryptography Engineering, 2022
Proceedings of the ICT Systems Security and Privacy Protection, 2022
Energy and side-channel security evaluation of near-threshold cryptographic circuits in 28nm FD-SOI technology.
Proceedings of the CF '22: 19th ACM International Conference on Computing Frontiers, Turin, Italy, May 17, 2022
2021
Low-Rate Overuse Flow Tracer (LOFT): An Efficient and Scalable Algorithm for Detecting Overuse Flows.
Proceedings of the 40th International Symposium on Reliable Distributed Systems, 2021
Proceedings of the Security, Privacy, and Applied Cryptography Engineering, 2021
Proceedings of the SenSys '21: The 19th ACM Conference on Embedded Networked Sensor Systems, Coimbra, Portugal, November 15, 2021
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021
Proceedings of the 29th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2021
Novel Non-cryptographic Hash Functions for Networking and Security Applications on FPGA.
Proceedings of the 24th Euromicro Conference on Digital System Design, 2021
2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Novel Bloom filter algorithms and architectures for ultra-high-speed network security applications.
Proceedings of the 23rd Euromicro Conference on Digital System Design, 2020
2019
Microprocess. Microsystems, 2019
A Novel FPGA Architecture and Protocol for the Self-attestation of Configurable Hardware.
IACR Cryptol. ePrint Arch., 2019
IACR Cryptol. ePrint Arch., 2019
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019
2018
HEPCloud: An FPGA-Based Multicore Processor for FV Somewhat Homomorphic Function Evaluation.
IEEE Trans. Computers, 2018
IACR Cryptol. ePrint Arch., 2018
Design of a Fully Balanced ASIC Coprocessor Implementing Complete Addition Formulas on Weierstrass Elliptic Curves.
Proceedings of the 21st Euromicro Conference on Digital System Design, 2018
2017
IEEE Trans. Computers, 2017
Proceedings of the IEEE 2nd International Verification and Security Workshop, 2017
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017
2016
Proceedings of the Smart Card Research and Advanced Applications, 2016
2015
ACM Trans. Reconfigurable Technol. Syst., 2015
Practical feasibility evaluation and improvement of a pay-per-use licensing scheme for hardware IP cores in Xilinx FPGAs.
J. Cryptogr. Eng., 2015
Proceedings of the Applied Reconfigurable Computing - 11th International Symposium, 2015
2013
A single-chip solution for the secure remote configuration of FPGAs using bitstream compression.
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013
2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
2011
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011
2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
Proceedings of the Dynamically Reconfigurable Architectures, 11.07. - 16.07.2010, 2010
Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors, 2010
2009
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009