Jiwanjot Singh
Orcid: 0000-0002-6879-4172
According to our database1,
Jiwanjot Singh
authored at least 9 papers
between 2020 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Isolation-based bidirectional generalized step-up multilevel converter with optimized device count.
Int. J. Circuit Theory Appl., September, 2024
A multi-objective low-voltage ride-through control strategy for three-phase grid-interfaced solar power plant during symmetrical and asymmetrical faults<sup><sup>†</sup></sup>.
Int. J. Circuit Theory Appl., September, 2024
A modified modular multilevel converter to reduce the second order ripples in the submodule capacitor voltage: Design and analysis.
Int. J. Circuit Theory Appl., July, 2024
2023
High-gain nine-level switched-capacitor multilevel inverter featuring less number of devices and leakage current.
Int. J. Circuit Theory Appl., August, 2023
Automated Space Charge Classification Inside ±500-kV HVDC Cable Insulation Using Fusion of Superpixel and Deep Features for Remote Condition Assessment.
IEEE Trans. Instrum. Meas., 2023
Characterization and Identification of Electrical Tree Growth Stages Inside High-Voltage Cable Insulation.
IEEE Trans. Instrum. Meas., 2023
2022
Evaluation of a grid-connected reduced-component boost multilevel inverter (BMLI) topology.
Int. J. Circuit Theory Appl., 2022
2020
Improvement in Fault Clearance Time of the Cascaded H-Bridge Multilevel Inverter Using Novel Technique Based on Frequency Detection.
Proceedings of the Modeling, Simulation and Optimization, 2020
Seven Level Enhanced Modified T-type Multilevel Inverter (MLI) with Reduce Part Count.
Proceedings of the Modeling, Simulation and Optimization, 2020