Jirí Dostál

Orcid: 0000-0001-5070-0812

According to our database1, Jirí Dostál authored at least 14 papers between 2013 and 2019.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
The Use of Interactive Whiteboards for English Foreign Language Education.
Proceedings of the 11th International Conference on Computer Supported Education, 2019

2018
Stability of Hydronic Networks With Independent Zone Controllers.
IEEE Trans. Control. Syst. Technol., 2018

Study of Future EFL Teachers' ICT Competence and Its Development Under the TPCK Framework.
Proceedings of the Emerging Technologies for Education - Third International Symposium, 2018

Curricular Innovations on the Subject of Computing in the Czech Republic in the Context of Global Changes: Analysis of Teachers' Opinions.
Proceedings of the 2018 2nd International Conference on Education and E-Learning, 2018

Using a Mind Map to Learn English Vocabulary.
Proceedings of the 2018 2nd International Conference on Education and E-Learning, 2018

2017

Experiments in Education Supported by Computer Use: Teachers' Attitudes towards Computers.
Proceedings of the CSEDU 2017, 2017

2016
Convection oriented heat exchanger model.
Proceedings of the 12th IEEE International Conference on Control and Automation, 2016

System on chip for comparison of precise time sources.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016

Possibilities of Inducing Pupils' Inquiry Activities during Instruction.
Proceedings of the CSEDU 2016, 2016

2015
Next generation of architecture for precise time measurements.
Proceedings of the 2015 IEEE East-West Design & Test Symposium, 2015

2014
Dual interpolating counter architecture for atomic clock comparison.
Proceedings of the 2014 East-West Design & Test Symposium, 2014

2013
Atomic clock comparison over optical network.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

The hardware architecture and device for accurate time signal processing.
Proceedings of the East-West Design & Test Symposium, 2013


  Loading...