Jinxiang Wang
Orcid: 0000-0002-5423-5409Affiliations:
- Harbin Institute of Technology, Microelectronics Center, China (PhD 1999)
According to our database1,
Jinxiang Wang
authored at least 42 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
2022
A Novel ISAR Imaging and Scaling Approach for Maneuvering Targets Based on High-Accuracy Phase Parameter Estimation Algorithm.
IEEE Trans. Geosci. Remote. Sens., 2022
2021
IEEE Trans. Very Large Scale Integr. Syst., 2021
Innovative 28 Gb/s quarter rate receiver with data-rate-tolerant adaptive continuous-time linear equalizer.
Microelectron. J., 2021
A 56-Gbps PAM4 amplitude-rectification-based receiver with threshold adaptation and 1-tap DFE.
IEICE Electron. Express, 2021
2020
J. Syst. Archit., 2020
2019
A Layout-Based Soft Error Vulnerability Estimation Approach for Combinational Circuits Considering Single Event Multiple Transients (SEMTs).
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019
Signal Process. Image Commun., 2019
Improving reliability in NoCs by reconstructing location distribution of management cores.
Microelectron. J., 2019
Discrete wavelet transform-based fast and high-efficient lossless intraframe compression algorithm for high-efficiency video coding.
J. Electronic Imaging, 2019
More interesting regions: an efficient road segmentation method based on vanishing point.
J. Electronic Imaging, 2019
WIRD: An Efficiency Migration Scheme in Hybrid DRAM and PCM Main Memory for Image Processing Applications.
IEEE Access, 2019
2018
Multim. Tools Appl., 2018
Pixelwise adaptive prediction-based lossless reference frame compression algorithm for video coding.
J. Electronic Imaging, 2018
Proceedings of the Advances in Multimedia Information Processing - PCM 2018, 2018
Soft error optimization of combinational circuit based on gate sizing and multi-objective particle swarm optimization algorithm.
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
2017
A Novel Topology Reconfiguration Backtracking Algorithm for 2D REmesh Networks-on-Chip.
Proceedings of the Parallel Architecture, Algorithm and Programming, 2017
Proceedings of the 2017 IEEE International Conference on Image Processing, 2017
An optimized topology reconfiguration bidirectional searching fault-tolerant algorithm for REmesh network-on-chip.
Proceedings of the 12th IEEE International Conference on ASIC, 2017
2016
IEEE Trans. Intell. Transp. Syst., 2016
Imaging of high-speed manoeuvering target via improved version of product high-order ambiguity function.
IET Signal Process., 2016
Proceedings of the 2016 Picture Coding Symposium, 2016
Proceedings of the Intelligent Computing Methodologies - 12th International Conference, 2016
Efficient Specular Reflection Separation Based on Dark Channel Prior on Road Surface.
Proceedings of the Intelligent Computing Theories and Application, 2016
Stereo Matching with Improved Radiometric Invariant Matching Cost and Disparity Refinement.
Proceedings of the Intelligent Computing Theories and Application, 2016
2015
ISAR Imaging of Maneuvering Targets Based on the Modified Discrete Polynomial-Phase Transform.
Sensors, 2015
A role-changeable fault-tolerant management strategy towards resilient NoC-based manycore systems.
Microelectron. J., 2015
A deterministic optimal task migration algorithm design in NoC-based multi-core system.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
2013
Adaptive search range adjustment and multiframe selection algorithm for motion estimation in H.264/AVC.
J. Electronic Imaging, 2013
Proceedings of the IEEE 10th International Conference on ASIC, 2013
Proceedings of the IEEE 10th International Conference on ASIC, 2013
2012
A Fast Two-Step Topology Reconfiguration Algorithm for Core-Level Fault Tolerance in NoCs.
Proceedings of the Fifth International Symposium on Parallel Architectures, 2012
Proceedings of the International Conference on Machine Learning and Cybernetics, 2012
2010
Exact BER Analysis of Differential Chaos Shift Keying Communication System in Fading Channels.
Wirel. Pers. Commun., 2010
MMPI: A flexible and efficient multiprocessor message passing interface for NoC-based MPSoC.
Proceedings of the Annual IEEE International SoC Conference, SoCC 2010, 2010
2008
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008
2006
An energy-efficient temporal encoding circuit technique for on-chip high performance buses.
Proceedings of the 16th ACM Great Lakes Symposium on VLSI 2006, Philadelphia, PA, USA, April 30, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
2005
Proceedings of the 14th Asian Test Symposium (ATS 2005), 2005
2003
Proceedings of the 12th Asian Test Symposium (ATS 2003), 17-19 November 2003, Xian, China, 2003
2002
Proceedings of the Third International Workshop on Digital and Computational Video, 2002