Jinming Zhuang

Orcid: 0000-0003-3659-339X

According to our database1, Jinming Zhuang authored at least 13 papers between 2021 and 2025.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines.
Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2025

Towards Accelerator Customization in Real-time Safety-critical Systems.
Proceedings of the 2025 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2025

2024
EQ-ViT: Algorithm-Hardware Co-Design for End-to-End Acceleration of Real-Time Vision Transformer Inference on Versal ACAP Architecture.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2024

CHARM 2.0: Composing Heterogeneous Accelerators for Deep Learning on Versal ACAP Architecture.
ACM Trans. Reconfigurable Technol. Syst., September, 2024

Amortizing Embodied Carbon Across Generations.
Proceedings of the 15th IEEE International Green and Sustainable Computing Conference, 2024

SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration.
Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2024

Challenges and Opportunities to Enable Large-Scale Computing via Heterogeneous Chiplets.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

2023
AutoMM: Energy-Efficient Multi-Data-Type Matrix Multiply Design on Heterogeneous Programmable System-on-Chip.
CoRR, 2023

REFRESH FPGAs: Sustainable FPGA Chiplet Architectures.
Proceedings of the 14th International Green and Sustainable Computing Conference, 2023

AIM: Accelerating Arbitrary-Precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023

CHARM: Composing Heterogeneous AcceleRators for Matrix Multiply on Versal ACAP Architecture.
Proceedings of the 2023 ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2023

High Performance, Low Power Matrix Multiply Design on ACAP: from Architecture, Design Challenges and DSE Perspectives.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2021
MP-OPU: A Mixed Precision FPGA-based Overlay Processor for Convolutional Neural Networks.
Proceedings of the 31st International Conference on Field-Programmable Logic and Applications, 2021


  Loading...