Jingning Liu

Orcid: 0000-0002-2680-7422

According to our database¹, Jingning Liu authored at least 79 papers between 2007 and 2024.

Collaborative distances:

Dijkstra number² of four.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Bibliography

2024

STAGGER: Enabling All-in-One Subarray Sensing for Efficient Module-level Processing in Open-Bitline ReRAM.

[BibT_eX]

[DOI]

Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024

2023

APPcache+: An STT-MRAM-Based Approximate Cache System With Low Power and Long Lifetime.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023

A Low-Latency and High-Endurance MLC STT-MRAM-Based Cache System.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2023

CorcPUM: Efficient Processing Using Cross-Point Memory via Cooperative Row-Column Access Pipelining and Adaptive Timing Optimization in Subarrays.

[BibT_eX]

[DOI]

Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2022

Space-Time-Efficient Modeling of Large-Scale 3-D Cross-Point Memory Arrays by Operation Adaption and Network Compaction.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

2021

Improving Multilevel Writes on Vertical 3-D Cross-Point Resistive Memory.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Improving Write Performance on Cross-Point RRAM Arrays by Leveraging Multidimensional Non-Uniformity of Cell Effective Voltage.

[BibT_eX]

[DOI]

IEEE Trans. Computers, 2021

QBLKe: Host-side flash translation layer management for Open-Channel SSDs.

[BibT_eX]

[DOI]

J. Syst. Archit., 2021

MORE<sup>2</sup>: Morphable Encryption and Encoding for Secure NVM.

[BibT_eX]

[DOI]

Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021

Improving the energy efficiency of STT-MRAM based approximate cache.

[BibT_eX]

[DOI]

Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

2020

A Low Power Reconfigurable Memory Architecture for Complementary Resistive Switches.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

A Low-Overhead Encoding Scheme to Extend the Lifetime of Nonvolatile Memories.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

Multiple Subpage Writing FTL in MLC by Exploiting Dual Mode Operations.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

CeSR + Assisted LDPC: A Holistic Strategy to Improve MLC NAND Flash Reliability.

[BibT_eX]

[DOI]

IEEE Access, 2020

MorLog: Morphable Hardware Logging for Atomic Persistence in Non-Volatile Main Memory.

[BibT_eX]

[DOI]

Proceedings of the 47th ACM/IEEE Annual International Symposium on Computer Architecture, 2020

CCHL: Compression-Consolidation Hardware Logging for Efficient Failure-Atomic Persistent Memory Updates.

[BibT_eX]

[DOI]

Proceedings of the ICPP 2020: 49th International Conference on Parallel Processing, 2020

2019

Cross-point Resistive Memory: Nonideal Properties and Solutions.

[BibT_eX]

[DOI]

ACM Trans. Design Autom. Electr. Syst., 2019

NICO: Reducing Software-Transparent Crash Consistency Cost for Persistent Memory.

[BibT_eX]

[DOI]

IEEE Trans. Computers, 2019

Exploiting flash memory characteristics to improve performance of RAIS storage systems.

[BibT_eX]

[DOI]

Frontiers Comput. Sci., 2019

Per-File Secure Deletion for Flash-Based Solid State Drives.

[BibT_eX]

[DOI]

Proceedings of the 2019 IEEE International Conference on Networking, 2019

CeSR: A Cell State Remapping Strategy to Reduce Raw Bit Error Rate of MLC NAND Flash.

[BibT_eX]

[DOI]

Proceedings of the 35th Symposium on Mass Storage Systems and Technologies, 2019

Tiered-ReRAM: A Low Latency and Energy Efficient TLC Crossbar ReRAM Architecture.

[BibT_eX]

[DOI]

Proceedings of the 35th Symposium on Mass Storage Systems and Technologies, 2019

ReRAM Crossbar-Based Analog Computing Architecture for Naive Bayesian Engine.

[BibT_eX]

[DOI]

Proceedings of the 37th IEEE International Conference on Computer Design, 2019

Accelerating garbage collection for 3D MLC flash memory with SLC blocks.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Computer-Aided Design, 2019

QBLK: Towards Fully Exploiting the Parallelism of Open-Channel SSDs.

[BibT_eX]

[DOI]

Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory.

[BibT_eX]

[DOI]

Proceedings of the 56th Annual Design Automation Conference 2019, 2019

An Efficient Spare-Line Replacement Scheme to Enhance NVM Security.

[BibT_eX]

[DOI]

Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018

WB-RAIS: White-Box Redundant Array of Independent SSDs.

[BibT_eX]

[DOI]

Wirel. Pers. Commun., 2018

CACF: A Novel Circuit Architecture Co-optimization Framework for Improving Performance, Reliability and Energy of ReRAM-based Main Memory System.

[BibT_eX]

[DOI]

ACM Trans. Archit. Code Optim., 2018

Asymmetric-ReRAM: A Low Latency and High Reliability Crossbar Resistive Memory Architecture.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Parallel & Distributed Processing with Applications, 2018

Aliens: a novel hybrid architecture for resistive random-access memory.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Computer-Aided Design, 2018

A High-Performance and High-Reliability RAIS5 Storage Architecture with Adaptive Stripe.

[BibT_eX]

[DOI]

Proceedings of the Algorithms and Architectures for Parallel Processing, 2018

An efficient PCM-based main memory system via exploiting fine-grained dirtiness of cachelines.

[BibT_eX]

[DOI]

Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

Extending the lifetime of NVMs with compression.

[BibT_eX]

[DOI]

Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

2017

I/O Stack Optimization for Efficient and Scalable Access in FCoE-Based SAN Storage.

[BibT_eX]

[DOI]

IEEE Trans. Parallel Distributed Syst., 2017

CDF-LDPC: A New Error Correction Method for SSD to Improve the Read Performance.

[BibT_eX]

[DOI]

ACM Trans. Storage, 2017

Time and Space-Efficient Write Parallelism in PCM by Exploiting Data Patterns.

[BibT_eX]

[DOI]

IEEE Trans. Computers, 2017

一种基于热数据识别技术的UBIFS优化方案 (Optimization Scheme of UBIFS Based on Hot Data Identification Technology).

[BibT_eX]

[DOI]

计算机科学, 2017

A Write-Through Cache Method to Improve Small Write Performance of SSD-Based RAID.

[BibT_eX]

[DOI]

Proceedings of the 2017 International Conference on Networking, Architecture, and Storage, 2017

Encoding Separately: An Energy-Efficient Write Scheme for MLC STT-RAM.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE International Conference on Computer Design, 2017

Improving Performance of TLC RRAM with Compression-Ratio-Aware Data Encoding.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE International Conference on Computer Design, 2017

DAWS: Exploiting Crossbar Characteristics for Improving Write Performance of High Density Resistive Memory.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE International Conference on Computer Design, 2017

Mapping granularity adaptive FTL based on flash page re-programming.

[BibT_eX]

[DOI]

Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

A Novel ReRAM-based Main Memory Structure for Optimizing Access Latency and Reliability.

[BibT_eX]

[DOI]

Proceedings of the 54th Annual Design Automation Conference, 2017

2016

Reducing Fragmentation for In-line Deduplication Backup Storage via Exploiting Backup History and Cache Knowledge.

[BibT_eX]

[DOI]

IEEE Trans. Parallel Distributed Syst., 2016

MaxPB: Accelerating PCM Write by Maximizing the Power Budget Utilization.

[BibT_eX]

[DOI]

ACM Trans. Archit. Code Optim., 2016

A user-visible solid-state storage system with software-defined fusion methods for PCM and NAND flash.

[BibT_eX]

[DOI]

J. Syst. Archit., 2016

Prober: exploiting sequential characteristics in buffer for improving SSDs write performance.

[BibT_eX]

[DOI]

Frontiers Comput. Sci., 2016

A Stripe-Oriented Write Performance Optimization for RAID-Structured Storage Systems.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Networking, 2016

An Efficient Parallel Scheduling Scheme on Multi-partition PCM Architecture.

[BibT_eX]

[DOI]

Proceedings of the 2016 International Symposium on Low Power Electronics and Design, 2016

Tetris Write: Exploring More Write Parallelism Considering PCM Asymmetries.

[BibT_eX]

[DOI]

Proceedings of the 45th International Conference on Parallel Processing, 2016

Increasing Lifetime and Security of Phase-Change Memory with Endurance Variation.

[BibT_eX]

[DOI]

Proceedings of the 22nd IEEE International Conference on Parallel and Distributed Systems, 2016

Application-Aware and Software-Defined SSD Scheme for Tencent Large-Scale Storage System.

[BibT_eX]

[DOI]

Proceedings of the 22nd IEEE International Conference on Parallel and Distributed Systems, 2016

Exploiting more parallelism from write operations on PCM.

[BibT_eX]

[DOI]

Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015

A study on disk index design for large scale de-duplication storage systems.

[BibT_eX]

[DOI]

Int. J. Comput. Sci. Eng., 2015

A New Solution Based on Multi-rate LDPC for Flash Memory to Reduce ECC Redundancy.

[BibT_eX]

[DOI]

Proceedings of the 2015 IEEE TrustCom/BigDataSE/ISPA, 2015

A software-defined fusion storage system for PCM and NAND flash.

[BibT_eX]

[DOI]

Proceedings of the IEEE Non-Volatile Memory System and Applications Symposium, 2015

Caching on dual-mode flash memory.

[BibT_eX]

[DOI]

Proceedings of the 10th IEEE International Conference on Networking, 2015

Fast FCoE: An Efficient and Scale-Up Multi-core Framework for FCoE-Based SAN Storage Systems.

[BibT_eX]

[DOI]

Proceedings of the 44th International Conference on Parallel Processing, 2015

Parallel Aware Hybrid Solid-State Storage.

[BibT_eX]

[DOI]

Proceedings of the Algorithms and Architectures for Parallel Processing, 2015

2QW-Clock: An Efficient SSD Buffer Management Algorithm.

[BibT_eX]

[DOI]

Proceedings of the 22nd IEEE International Conference on High Performance Computing, 2015

2014

Improving Hybrid FTL by Fully Exploiting Internal SSD Parallelism with Virtual Blocks.

[BibT_eX]

[DOI]

ACM Trans. Archit. Code Optim., 2014

Optimal voltage signal sensing of NAND flash memory for LDPC code.

[BibT_eX]

[DOI]

Shigui Qi

Dan Feng

Jingning Liu

Proceedings of the 2014 IEEE Workshop on Signal Processing Systems, 2014

DT-GC: Adaptive Garbage Collection with Dynamic Thresholds for SSDs.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Cloud Computing and Big Data, 2014

2013

Per-File Secure Deletion Combining with Enhanced Reliability for SSDs.

[BibT_eX]

[DOI]

Proceedings of the Grid and Pervasive Computing - 8th International Conference, 2013

2012

BLESS: Object level encryption security for object-based storage system.

[BibT_eX]

[DOI]

Math. Comput. Model., 2012

A Parity Scheme to Enhance Reliability for SSDs.

[BibT_eX]

[DOI]

Proceedings of the Seventh IEEE International Conference on Networking, 2012

vSuit: QoS-oriented Scheduler in Network Virtualization.

[BibT_eX]

[DOI]

Proceedings of the 26th International Conference on Advanced Information Networking and Applications Workshops, 2012

2010

Achieving page-mapping FTL performance at block-mapping FTL cost by hiding address translation.

[BibT_eX]

[DOI]

Proceedings of the IEEE 26th Symposium on Mass Storage Systems and Technologies, 2010

An Implementation of Object-Based Storage System Access Control Based on IBE.

[BibT_eX]

[DOI]

Junjian Chen

Dan Feng

Jingning Liu

Proceedings of the Third International Symposium on Intelligent Information Technology and Security Informatics, 2010

TRIP: Temporal Redundancy Integrated Performance Booster for Parity-Based RAID Storage Systems.

[BibT_eX]

[DOI]

Proceedings of the 16th IEEE International Conference on Parallel and Distributed Systems, 2010

Design and Implementation of Object-Oriented Encryption Storage System Based on Trusted Computing Platform.

[BibT_eX]

[DOI]

Junjian Chen

Jingning Liu

Dan Feng

Proceedings of the 2010 International Conference on Computational Intelligence and Security, 2010

2009

IBE Applied to Identity Authentication for Object-Based Storage System.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Networked Computing and Advanced Information Management, 2009

3DNBS: A Data De-duplication Disk-Based Network Backup System.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Networking, Architecture, and Storage, 2009

MHPR: Multi-head Parallelism and Redundancy Disk Model.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Networking, Architecture, and Storage, 2009

2008

FBBM: A New Backup Method with Data De-duplication Capability.

[BibT_eX]

[DOI]

Proceedings of the 2008 International Conference on Multimedia and Ubiquitous Engineering (MUE 2008), 2008

TSPSCDP: A Time-Stamp Continuous Data Protection Approach Based on Pipeline Strategy.

[BibT_eX]

[DOI]

Proceedings of the Japan-China Joint Workshop on Frontier of Computer Science and Technology, 2008

2007

Implementation of FC-1 and FC-2 Layer for Multi-Gigabit Fibre Channel Transport.

[BibT_eX]

[DOI]

Proceedings of the Future Generation Communication and Networking, 2007

SDBIA: A Novel Approach to Improve the Reading Performance of Large Objects for Object-Based Storage Device.

[BibT_eX]

[DOI]

Proceedings of the Japan-China Joint Workshop on Frontier of Computer Science and Technology, 2007

Jingning Liu

Timeline

Legend:

Links

Online presence:

On csauthors.net:

Bibliography

Loading...