Jingchang Bian
Orcid: 0000-0002-4182-0553
According to our database1,
Jingchang Bian
authored at least 12 papers
between 2017 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Microelectron. J., February, 2024
A Compact TRNG Design for FPGA Based on the Metastability of RO-driven Shift Registers.
ACM Trans. Design Autom. Electr. Syst., January, 2024
A Reliability-Aware Splitting Duty-Cycle Physical Unclonable Function Based on Trade-off Process, Voltage, and Temperature Variations.
ACM Trans. Design Autom. Electr. Syst., January, 2024
Design Guidelines and Feedback Structure of Ring Oscillator PUF for Performance Improvement.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., January, 2024
Microelectron. J., 2024
PFO PUF: A Lightweight Parallel Feed Obfuscation PUF Resistant to Machine Learning Attacks.
Proceedings of the IEEE International Test Conference in Asia, 2024
A RO-Integrated-LFSR-Based Nonlinear Strong PUF with Intrinsic Modeling Attacks Resilience.
Proceedings of the IEEE International Test Conference in Asia, 2024
2023
Design of True Random Number Generator Based on Multi-Ring Convergence Oscillator Using Short Pulse Enhanced Randomness.
IEEE Trans. Circuits Syst. I Regul. Pap., December, 2023
2022
Broadcast-TDMA: A Cost-Effective Fault-Tolerance Method for TSV Lifetime Reliability Enhancement.
IEEE Des. Test, 2022
MRCO: A Multi-ring Convergence Oscillator-based High-Efficiency True Random Number Generator.
Proceedings of the Asian Hardware Oriented Security and Trust Symposium, 2022
2019
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019
2017
IEICE Electron. Express, 2017