Jin-Yong Chung
According to our database1,
Jin-Yong Chung
authored at least 7 papers
between 2000 and 2008.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2008
IEEE Trans. Consumer Electron., 2008
2004
A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs.
IEEE J. Solid State Circuits, 2004
2002
A post-package bit-repair scheme using static latches with bipolar-voltage programmable antifuse circuit for high-density DRAMs.
IEEE J. Solid State Circuits, 2002
A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM.
IEEE J. Solid State Circuits, 2002
CMOS charge pumps using cross-coupled charge transfer switches with improved voltage pumping gain and low gate-oxide stress for low-voltage memory circuits.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
IEEE J. Solid State Circuits, 2001
2000
IEEE J. Solid State Circuits, 2000