Jiliang Zhang
Orcid: 0000-0001-8712-2964Affiliations:
- Hunan University, College of Computer Science and Electronic Engineering, Changsha, China
- Northeastern University, Software College, Shenyang, China (2015 - 2017)
- Hunan University, Changsha, China (PhD 2015)
- University of Maryland at College Park, MD, USA (2013 - 2014)
According to our database1,
Jiliang Zhang
authored at least 122 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2024
Analog In-memory Circuit Design of Polynomial Multiplication for Lattice Cipher Acceleration Application.
ACM Trans. Embed. Comput. Syst., November, 2024
Memristive Circuit Implementation of Caenorhabditis Elegans Mechanism for Neuromorphic Computing.
IEEE Trans. Neural Networks Learn. Syst., September, 2024
Design of Optoelectronic In-Sensor Computing Circuit Based on Memristive Crossbar Array for In Situ Edge Extraction.
IEEE Trans. Circuits Syst. I Regul. Pap., July, 2024
ACM Comput. Surv., July, 2024
Design of Artificial Neurons of Memristive Neuromorphic Networks Based on Biological Neural Dynamics and Structures.
IEEE Trans. Circuits Syst. I Regul. Pap., May, 2024
SI PUF: An SRAM and Inverter-Based PUF With a Bit Error Rate of 0.0053% and 0.073/0.042 pJ/bit.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2024
An RRAM-Based Computing-in-Memory Architecture and Its Application in Accelerating Transformer Inference.
IEEE Trans. Very Large Scale Integr. Syst., March, 2024
Analog-in-Memory Accelerator Design Based on Memristive Arrays for Opposite Directional Interference Alignment Algorithm.
IEEE Trans. Ind. Informatics, March, 2024
IEEE Trans. Consumer Electron., February, 2024
ACM Trans. Design Autom. Electr. Syst., January, 2024
IEEE Trans. Netw. Sci. Eng., 2024
Write+Sync: Software Cache Write Covert Channels Exploiting Memory-Disk Synchronization.
IEEE Trans. Inf. Forensics Secur., 2024
Design and Application of Programmable Analog Circuit for Solving Lyapunov Matrix Equation Based on Memristors.
IEEE Trans. Ind. Electron., 2024
IEEE Trans. Dependable Secur. Comput., 2024
Microelectron. J., 2024
SIAT: A systematic inter-component communication real-time analysis technique for detecting data leak threats on Android.
J. Comput. Secur., 2024
APACHE: A Processing-Near-Memory Architecture for Multi-Scheme Fully Homomorphic Encryption.
CoRR, 2024
Comput. Networks, 2024
A Brief Survey on Randomizer Design and Optimization for Efficient Stochastic Computing.
Proceedings of the IEEE International Test Conference in Asia, 2024
Proceedings of the IEEE International Test Conference in Asia, 2024
CIM-KF: Efficient Computing-in-memory Circuits for Full-Process Execution of Kalman Filter Algorithm.
Proceedings of the 53rd International Conference on Parallel Processing, 2024
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2024
A Cryptographic Hardware Engineering Course based on FPGA and Security Analysis Equipment.
Proceedings of the Great Lakes Symposium on VLSI 2024, 2024
DH-TRNG: A Dynamic Hybrid TRNG with Ultra-High Throughput and Area-Energy Efficiency.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
Proceedings of the 19th ACM Asia Conference on Computer and Communications Security, 2024
2023
FTMaster: A Detection and Mitigation System of Low-Rate Flow Table Overflow Attacks via SDN.
IEEE Trans. Netw. Serv. Manag., December, 2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2023
ACM Trans. Design Autom. Electr. Syst., November, 2023
In-Memory Computing Circuit Implementation of Complex-Valued Hopfield Neural Network for Efficient Portrait Restoration.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., October, 2023
Bionic Dual-Loop Emotional Learning Circuit and Its Application in Radiation Early Warning Monitoring.
IEEE Trans. Cogn. Dev. Syst., September, 2023
IEEE Trans. Cogn. Dev. Syst., September, 2023
Programmable In-Memory Computing Circuit for Solving Combinatorial Matrix Operation in One Step.
IEEE Trans. Circuits Syst. I Regul. Pap., July, 2023
IEEE Trans. Circuits Syst. II Express Briefs, June, 2023
IEEE J. Emerg. Sel. Topics Circuits Syst., June, 2023
IEEE Trans. Serv. Comput., 2023
IEEE Trans. Inf. Forensics Secur., 2023
IEEE Trans. Emerg. Top. Comput., 2023
ACM Comput. Surv., 2023
SYNC+SYNC: Software Cache Write Covert Channels Exploiting Memory-disk Synchronization.
CoRR, 2023
CoRR, 2023
Proceedings of the IEEE Globecom Workshops 2023, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
MES-Attacks: Software-Controlled Covert Channels based on Mutual Exclusion and Synchronization.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
PIMA-LPN: Processing-in-memory Acceleration for Efficient LPN-based Post-Quantum Cryptography.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
Proceedings of the 32nd IEEE Asian Test Symposium, 2023
Proceedings of the 32nd IEEE Asian Test Symposium, 2023
Proceedings of the Asian Hardware Oriented Security and Trust Symposium, 2023
2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
A Lightweight and Machine-Learning-Resistant PUF Using Obfuscation-Feedback-Shift-Register.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
IEEE Trans. Computers, 2022
IEEE Internet Things J., 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022
2021
IEEE Trans. Circuits Syst. II Express Briefs, 2021
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021
Unpaired Image-to-Image Translation Network for Semantic-based Face Adversarial Examples Generation.
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021
2020
IEEE Trans. Neural Networks Learn. Syst., 2020
Physical Unclonable Function-Based Key Sharing via Machine Learning for IoT Security.
IEEE Trans. Ind. Electron., 2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
CoRR, 2020
SIAT: A Systematic Inter-Component Communication Analysis Technology for Detecting Threats on Android.
CoRR, 2020
Comput. Secur., 2020
Proceedings of the 21st International Symposium on Quality Electronic Design, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the 21st Annual Conference of the International Speech Communication Association, 2020
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020
Proceedings of the 29th IEEE Asian Test Symposium, 2020
Proceedings of the 29th IEEE Asian Test Symposium, 2020
Proceedings of the 29th IEEE Asian Test Symposium, 2020
2019
ACM Trans. Reconfigurable Technol. Syst., 2019
A Double-Node-Upset Self-Recoverable Latch Design for High Performance and Low Power Application.
IEEE Trans. Circuits Syst. II Express Briefs, 2019
IEEE Internet Things J., 2019
CoRR, 2019
Adversarial Audio: A New Information Hiding Method and Backdoor for DNN-based Speech Recognition Models.
CoRR, 2019
ATMPA: attacking machine learning-based malware visualization detection methods via adversarial examples.
Proceedings of the International Symposium on Quality of Service, 2019
2018
IEEE Trans. Multi Scale Comput. Syst., 2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
Adversarial Examples: Attacks on Machine Learning-based Malware Visualization Detection Methods.
CoRR, 2018
Machine Learning Attack and Defense on Voltage Over-scaling-based Lightweight Authentication.
CoRR, 2018
Proceedings of the Asian Hardware Oriented Security and Trust Symposium, 2018
2017
J. Signal Process. Syst., 2017
Publicly Verifiable Watermarking for Intellectual Property Protection in FPGA Design.
IEEE Trans. Very Large Scale Integr. Syst., 2017
J. Comput. Sci. Technol., 2017
Proceedings of the 18th International Symposium on Quality Electronic Design, 2017
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
Rebuttal to "Comments on 'A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing"'.
IEEE Trans. Inf. Forensics Secur., 2016
Microprocess. Microsystems, 2016
Techniques for Design and Implementation of an FPGA-Specific Physical Unclonable Function.
J. Comput. Sci. Technol., 2016
Proceedings of the 2016 IEEE Trustcom/BigDataSE/ISPA, 2016
Proceedings of the 53rd Annual Design Automation Conference, 2016
2015
ACM Trans. Design Autom. Electr. Syst., 2015
IEEE Trans. Inf. Forensics Secur., 2015
Application of Linear Predictive Coding for Doppler Through-Wall Radar Target Tracking.
IEEE Geosci. Remote. Sens. Lett., 2015
Proceedings of the 14th International Conference on Computer-Aided Design and Computer Graphics, 2015
Proceedings of the 14th International Conference on Computer-Aided Design and Computer Graphics, 2015
2014
J. Comput. Sci. Technol., 2014
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014
2013
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013
Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits.
Proceedings of the 21st IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2013
Proceedings of the 2013 International Conference on Computer-Aided Design and Computer Graphics, 2013
2012
IEICE Electron. Express, 2012
Efficient verification of IP watermarks in FPGA designs through lookup table content extracting.
IEICE Electron. Express, 2012