Jiliang Liu
Orcid: 0009-0006-6138-3879
According to our database1,
Jiliang Liu
authored at least 7 papers
between 2013 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2014
2016
2018
2020
2022
2024
0
1
2
3
1
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
A Self-Calibrated Unified Voltage-and-Frequency Regulator System Design Based on Universal Logic Line Circuit.
IEEE Trans. Very Large Scale Integr. Syst., February, 2025
2024
An Ultra-Low-Power Static Contention-Free 25-Transistor True Single-Phase-Clocked Flip-Flop in 55 nm CMOS.
IEEE Access, 2024
2023
A low-overhead in-situ timing-error prediction technique with wide-voltage-range transition-detector for variation-tolerant digital circuits.
IEICE Electron. Express, 2023
Topology optimization base on stability of tainter gate arm considering multi-condition.
Proceedings of the International Conference on Mathematics and Machine Learning, 2023
2016
Compressed Sensing for Range-Resolved Signal of Ballistic Target with Low Computational Complexity.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2016
2015
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2015
2013
Proceedings of the 2013 IEEE International Geoscience and Remote Sensing Symposium, 2013