Jie Xiao
Orcid: 0000-0001-6004-218XAffiliations:
- Zhejiang University of Technology, Hangzhou, China
According to our database1,
Jie Xiao
authored at least 30 papers
between 2016 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
0
1
2
3
4
5
6
7
8
1
7
3
3
2
4
5
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
2024
FS-TRA: Evaluating Sequential Circuit Reliability via a Fanout-Source Tracking and Reduction Approach.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2024
ARA-RCIV: Identifying Reliability-Critical Input Vectors of Logic Circuits Based on the Association Rules Analysis Approach.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., August, 2024
Identifying Reliability High-Correlated Gates of Logic Circuits With Pearson Correlation Coefficient.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2024
ACM Trans. Design Autom. Electr. Syst., January, 2024
A Reliability-Critical Path Identifying Method With Local and Global Adjacency Probability Matrix in Combinational Circuits.
IEEE Trans. Computers, January, 2024
Biological mechanism of sex differences in mental rotation: Evidence from multimodal MRI, transcriptomic and receptor/transporter data.
NeuroImage, 2024
Elucidating genetic and molecular basis of altered higher-order brain structure-function coupling in major depressive disorder.
NeuroImage, 2024
2023
IEEE Trans. Very Large Scale Integr. Syst., October, 2023
Knowledge graph embedding and completion based on entity community and local importance.
Appl. Intell., October, 2023
A Pruning and Feedback Strategy for Locating Reliability-Critical Gates in Combinational Circuits.
IEEE Trans. Reliab., September, 2023
2022
Identifying Reliability-Critical Primary Inputs of Combinational Circuits Based on the Model of Gate-Sensitive Attributes.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
BM-RCGL: Benchmarking Approach for Localization of Reliability-Critical Gates in Combinational Logic Blocks.
IEEE Trans. Computers, 2022
Accelerating stochastic-based reliability estimation for combinational circuits at RTL using GPU parallel computing.
Int. J. Intell. Syst., 2022
2020
Improving Robustness of Interdependent Networks by Reducing Key Unbalanced Dependency Links.
IEEE Trans. Circuits Syst., 2020
融合渐近性的灰狼优化支持向量机模型 (Support Vector Machine Model Based on Grey Wolf Optimization Fused Asymptotic).
计算机科学, 2020
Proceedings of the 2020 International Conferences on Internet of Things (iThings) and IEEE Green Computing and Communications (GreenCom) and IEEE Cyber, 2020
2019
IEEE Trans. Reliab., 2019
A Locating Method for Reliability-Critical Gates with a Parallel-Structured Genetic Algorithm.
J. Comput. Sci. Technol., 2019
Neurocomputing, 2019
IEEE Access, 2019
MC-Unet: Multi-scale Convolution Unet for Bladder Cancer Cell Segmentation in Phase-Contrast Microscopy Images.
Proceedings of the 2019 IEEE International Conference on Bioinformatics and Biomedicine, 2019
2018
Soft Comput., 2018
J. Electron. Test., 2018
IEEE Access, 2018
A Novel Trust Evaluation Method for Logic Circuits in IoT Applications Based on the E-PTM Model.
IEEE Access, 2018
2017
Coexistence and Local Exponential Stability of Multiple Equilibria in Memristive Neural Networks with a Class of General Nonmonotonic Activation Functions.
Proceedings of the Advances in Neural Networks - ISNN 2017 - 14th International Symposium, 2017
2016
Microelectron. J., 2016