Jianhao Hu
Orcid: 0000-0003-1380-5513
According to our database1,
Jianhao Hu
authored at least 96 papers
between 2007 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Low Complexity State Metric Memory Reduction for Turbo Decoding With Stochastic Quantization.
IEEE Trans. Circuits Syst. II Express Briefs, January, 2024
Stochastic Multivariate Universal-Radix Finite-State Machine: a Theoretically and Practically Elegant Nonlinear Function Approximator.
CoRR, 2024
Proceedings of the 99th IEEE Vehicular Technology Conference, 2024
Proceedings of the 99th IEEE Vehicular Technology Conference, 2024
2023
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., November, 2023
IEEE Trans. Circuits Syst. II Express Briefs, September, 2023
High Throughput and Hardware Efficient Hybrid LDPC Decoder Using Bit-Serial Stochastic Updating.
IEEE Trans. Circuits Syst. I Regul. Pap., September, 2023
Training-based symbol detection with temporal convolutional neural network in single-polarized optical communication system.
Digit. Commun. Networks, August, 2023
Proceedings of the IEEE International Conference on Communications, 2023
Proceedings of the IEEE Global Communications Conference, 2023
2022
An efficient second-order neural network model for computing the Moore-Penrose inverse of matrices.
IET Signal Process., December, 2022
IEEE Trans. Veh. Technol., 2022
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
An efficient bicubic interpolation implementation for real-time image processing using hybrid computing.
J. Real Time Image Process., 2022
IET Commun., 2022
An Efficient Linear Detection Scheme Based on L-BFGS Method for Massive MIMO Systems.
IEEE Commun. Lett., 2022
2021
IEEE Trans. Veh. Technol., 2021
IEEE Trans. Commun., 2021
Neural Synaptic Plasticity-Inspired Computing: A High Computing Efficient Deep Convolutional Neural Network Accelerator.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
2020
Integr., 2020
Bit-serial systolic accelerator design for convolution operations in convolutional neural networks.
IEICE Electron. Express, 2020
An Initial Parameters Optimization Scheme for High-performance EP Based MIMO Detection.
Proceedings of the 22nd IEEE International Conference on High Performance Computing and Communications; 18th IEEE International Conference on Smart City; 6th IEEE International Conference on Data Science and Systems, 2020
2019
IEEE Trans. Signal Process., 2019
iRAF: A Deep Reinforcement Learning Approach for Collaborative Mobile Edge Computing IoT Networks.
IEEE Internet Things J., 2019
High-Efficiency Expectation Propagation Detector for High-Order Massive MIMO Systems.
IEEE Access, 2019
IEEE Access, 2019
A Compact Control System and A Myoelectric Control Method for Multi-DOFs Prosthetic Hand.
Proceedings of the 2019 IEEE International Conference on Real-time Computing and Robotics, 2019
Proceedings of the 19th IEEE International Conference on Communication Technology, 2019
Low Complexity Expectation Propagation Detection for SCMA Using Approximate Computing.
Proceedings of the 2019 IEEE Global Communications Conference, 2019
A Novel Signed Bit-serial Fixed-point Accumulator with Configurable Overflow-Protection Precision.
Proceedings of the 13th IEEE International Conference on ASIC, 2019
2018
IEEE Wirel. Commun. Lett., 2018
IEEE Trans. Veh. Technol., 2018
IEEE Trans. Very Large Scale Integr. Syst., 2018
IEEE Trans. Circuits Syst. II Express Briefs, 2018
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
Low-Power Noise-Immune Nanoscale Circuit Design Using Coding-Based Partial MRF Method.
IEEE J. Solid State Circuits, 2018
Sci. China Inf. Sci., 2018
Proceedings of the 10th IEEE International Symposium on Turbo Codes & Iterative Information Processing, 2018
Proceedings of the 23rd IEEE International Conference on Digital Signal Processing, 2018
Proceedings of the IEEE Global Communications Conference, 2018
2017
IEICE Electron. Express, 2017
Hardware Efficient Massive MIMO Detector Based on the Monte Carlo Tree Search Method.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2017
A layered iterative sampling algorithm for near-optimal detection in uplink massive MIMO systems.
Proceedings of the 9th International Conference on Wireless Communications and Signal Processing, 2017
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
An Intra-Iterative Interference Cancellation Detector for Large-Scale MIMO Communications Based on Convex Optimization.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
IEEE Signal Process. Lett., 2016
Int. J. Embed. Syst., 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Implementation of efficient parallel discrete cosine transform using stochastic logic.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Proceedings of the 2016 IEEE International Conference on Digital Signal Processing, 2016
Proceedings of the 2016 IEEE International Conference on Digital Signal Processing, 2016
Proceedings of the 2016 IEEE Globecom Workshops, Washington, DC, USA, December 4-8, 2016, 2016
Proceedings of the 2016 IEEE Globecom Workshops, Washington, DC, USA, December 4-8, 2016, 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
IEEE Trans. Circuits Syst. I Regul. Pap., 2015
An optimized architecture for modulo (2<i><sup>n</sup></i> - 2<i><sup>p</sup></i> + 1) multipliers.
IEICE Electron. Express, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
2014
IEEE Trans. Signal Process., 2014
Proceedings of the 2014 International Symposium on Integrated Circuits (ISIC), 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Random error analysis and reduction for stochastic computation based on autocorrelation sequence.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
High performance MIMO detector based on bidirectional path preserving trellis search.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
2013
Wirel. Pers. Commun., 2013
Energy-Efficient Digital Signal Processing via Voltage-Overscaling-Based Residue Number System.
IEEE Trans. Very Large Scale Integr. Syst., 2013
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
IEEE Signal Process. Lett., 2013
EURASIP J. Wirel. Commun. Netw., 2013
A novel implementation scheme for high area-efficient DCT based on signed stochastic computation.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
A novel low-power filter design via reduced-precision redundancy for voltage overscaling applications.
Proceedings of the 2013 IEEE Global Communications Conference, 2013
2012
Fault model for on-chip communication and joint equalization and special spacing rules for on-chip bus design.
Microelectron. Reliab., 2012
IEICE Electron. Express, 2012
An universal architecture for designing modulo (2<sup><i>n</i></sup>-2<sup><i>p</i></sup>-1) multipliers.
IEICE Electron. Express, 2012
Proceedings of the 2012 IEEE Wireless Communications and Networking Conference, 2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
A Cooperative Transmission and Receiving Scheme for IDMA with Time-Reversal Technique.
Wirel. Pers. Commun., 2011
Proceedings of the 20th Annual Wireless and Optical Communications Conference, 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Hybrid-LFM signal design and detection performance analysis for formation-flying satellite radar system.
Proceedings of the 6th International ICST Conference on Communications and Networking in China, 2011
2010
A 2<sup><i>n</i></sup> scaling scheme for signed RNS integers and its VLSI implementation.
Sci. China Inf. Sci., 2010
Evolutionary Game Algorithm for channel estimation in Interleave-Division Multiple Access Systems.
Proceedings of the IEEE International Conference on Wireless Communications, 2010
Energy and delay-aware mapping for real-time digital processing system on network on chip platforms.
Proceedings of the Annual IEEE International SoC Conference, SoCC 2010, 2010
2008
An efficient RNS parity checker for moduli set {2<sup> <i>n</i></sup> - 1, 2<sup> <i>n</i> </sup> + 1, 2<sup>2 <i>n</i> </sup> + 1} and its applications.
Sci. China Ser. F Inf. Sci., 2008
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008
2007
Proceedings of the IEEE Wireless Communications and Networking Conference, 2007
Proceedings of the Future Generation Communication and Networking, 2007