Jiang Gong
Orcid: 0000-0001-6174-8176
According to our database1,
Jiang Gong
authored at least 11 papers
between 2019 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
2019
2020
2021
2022
2023
0
1
2
3
4
5
6
7
2
3
3
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
IEEE J. Solid State Circuits, May, 2023
IEEE J. Solid State Circuits, 2023
2022
A Cryo-CMOS Oscillator With an Automatic Common-Mode Resonance Calibration for Quantum Computing Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
A Fractional-N Digitally Intensive PLL Achieving 428-fs Jitter and <sub>pp</sub> Supply Ripple.
IEEE J. Solid State Circuits, 2022
Proceedings of the IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), 2022
A 0.049mm2 7.1-to-16.8GHz Dual-Core Triple-Mode VCO Achieving 200dB FoM<sub>A</sub> in 22nm FinFET.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
A 2.6-to-4.1GHz Fractional-N Digital PLL Based on a Time-Mode Arithmetic Unit Achieving -249.4dB FoM and -59dBc Fractional Spurs.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
2021
A 2.7mW 45fsrms-Jitter Cryogenic Dynamic-Amplifier-Based PLL for Quantum Computing Applications.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2021
2020
19.3 A 200dB FoM 4-to-5GHz Cryogenic Oscillator with an Automatic Common-Mode Resonance Calibration for Quantum Computing Applications.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
2019
Benefits and Challenges of Designing Cryogenic CMOS RF Circuits for Quantum Computers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019