Jian Luan

Affiliations:

Institute of Microelectronics of Chinese Academy of Sciences, Beijing, China

According to our database¹, Jian Luan authored at least 7 papers between 2017 and 2021.

Collaborative distances:

Dijkstra number² of five.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Links

On csauthors.net:

Bibliography

2021

A 1.4-Vppd 64-Gb/s PAM-4 Transmitter with 4-Tap Hybrid FFE Employing Fractionally-Spaced Pre-Emphasis and Baud-Spaced De-Emphasis in 28-nm CMOS.

[BibT_eX]

[DOI]

Proceedings of the 47th ESSCIRC 2021, 2021

A Real-Time Output 50-GS/s 8-bit TI-ADC with Dedicated Calibration Techniques and Deterministic Latency.

[BibT_eX]

[DOI]

Proceedings of the 47th ESSCIRC 2021, 2021

2019

An 8 GSps 14 bit RF DAC With IM3<-62 dBc up to 3.6 GHz.

[BibT_eX]

[DOI]

IEEE Trans. Circuits Syst. II Express Briefs, 2019

A 1 GS/s 12-bit pipelined folding ADC with a novel encoding algorithm.

[BibT_eX]

[DOI]

IEICE Electron. Express, 2019

A 10-GS/s 8-bit 4-way interleaved folding ADC in 0.18 µm SiGe-BiCMOS.

[BibT_eX]

[DOI]

IEICE Electron. Express, 2019

A 10-GS/s 8-bit SiGe ADC with Isolated 4×4 Analog Input Multiplexer.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

2017

A 6 mW 325 MS/s 8 bit SAR ADC with background offset calibration.

[BibT_eX]

[DOI]

IEICE Electron. Express, 2017

Jian Luan

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...