Jerzy J. Dabrowski
Affiliations:- Linkoping University, Department of Electrical Engineering, Sweden
According to our database1,
Jerzy J. Dabrowski
authored at least 33 papers
between 1992 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2020
J. Circuits Syst. Comput., 2020
2019
2016
Int. J. Circuit Theory Appl., 2016
2015
Two-Stage Highly Selective Receiver Front End Based on Impedance Transformation Filtering.
IEEE Trans. Circuits Syst. II Express Briefs, 2015
RF calibration of on-chip DfT chain by DC stimuli and statistical multivariate regression technique.
Integr., 2015
IEEE J. Emerg. Sel. Topics Circuits Syst., 2015
Proceedings of the European Conference on Circuit Theory and Design, 2015
2013
Proceedings of the 2013 NORCHIP, Vilnius, Lithuania, November 11-12, 2013, 2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
2012
Proceedings of the NORCHIP 2012, Copenhagen, Denmark, November 12-13, 2012, 2012
2011
Low noise transconductance amplifier design for continuous-time ΣΔ wideband frontend.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011
2010
IEEE Trans. Very Large Scale Integr. Syst., 2010
On-Chip Stimulus Generator for Gain, Linearity, and Blocking Profile Test of Wideband RF Front Ends.
IEEE Trans. Instrum. Meas., 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2009
Proceedings of the 19th European Conference on Circuit Theory and Design, 2009
2007
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007
Interactive presentation: Boosting SER test for RF transceivers by simple DSP technique.
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007
2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
2005
IEEE J. Solid State Circuits, 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2004
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Proceedings of the 19th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2004), 2004
2003
Proceedings of the 2003 International Symposium on System-on-Chip, 2003
Proceedings of the 18th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2003), 2003
2002
Efficient post-layout timing verification via RLC trees and explicit PWL timing integration.
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002
2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Proceedings of the 1999 Design, 1999
1995
Proceedings of the Proceedings EURO-DAC'95, 1995
1992
Microprocess. Microprogramming, 1992