Jean-Paul Bodeveix

Orcid: 0000-0002-4179-6063

According to our database1, Jean-Paul Bodeveix authored at least 73 papers between 1993 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Verifying HyperLTL Properties in Event-B.
Proceedings of the Rigorous State-Based Methods - 10th International Conference, 2024

Correct Pattern-Based Development Through Refinements and Weakest Preconditions Calculus.
Proceedings of the Formal Aspects of Component Software - 20th International Conference, 2024

2023
Pattern-Based Refinement Generation Through Domain Specific Languages.
Proceedings of the Rigorous State-Based Methods - 9th International Conference, 2023

Formalizing the Relationship between Security Policies and Objectives in Software Architectures.
Proceedings of the 20th International Conference on Software Architecture, 2023

Specification and Verification of Communication Paradigms for CBSE in Event B.
Proceedings of the 27th International Conference on Engineering of Complex Computer Systems, 2023

2021
Multi-task Ada code generation from synchronous dataflow programs on multi-core: Approach and industrial study.
Sci. Comput. Program., 2021

C2AADL_Reverse: A model-driven reverse engineering approach to development and verification of safety-critical software.
J. Syst. Archit., 2021

Exploiting augmented intelligence in the modeling of safety-critical autonomous systems.
Formal Aspects Comput., 2021

Formal Simulation and Verification of Solidity contracts in Event-B.
Proceedings of the IEEE 45th Annual Computers, Software, and Applications Conference, 2021

Sound Verification Procedures for Temporal Properties of Infinite-State Systems.
Proceedings of the Computer Aided Verification - 33rd International Conference, 2021

Event-B Formalization of Event-B Contexts.
Proceedings of the Rigorous State-Based Methods - 8th International Conference, 2021

2020
An Approach to Generate the Traceability Between Restricted Natural Language Requirements and AADL Models.
IEEE Trans. Reliab., 2020

Event-B formalization of a variability-aware component model patterns framework.
Sci. Comput. Program., 2020

Formal Verification of Solidity contracts in Event-B.
CoRR, 2020

2019
Towards a simple and safe Objective Caml compiling framework for the synchronous language SIGNAL.
Frontiers Comput. Sci., 2019

A Formal Methods Approach to Security Requirements Specification and Verification.
Proceedings of the 24th International Conference on Engineering of Complex Computer Systems, 2019

Automated Ada Code Generation from Synchronous Dataflow Programs on Multicore: Approach and Industrial Study.
Proceedings of the Formal Techniques for Safety-Critical Systems, 2019

Mechanically Verifying the Fundamental Liveness Property of the Chord Protocol.
Proceedings of the Formal Methods - The Next 30 Years - Third World Congress, 2019

2018
Event algebra for transition systems composition application to timed automata.
Acta Informatica, 2018

Hierarchical Behavior Annex: Towards an AADL Functional Specification Extension.
Proceedings of the 16th ACM/IEEE International Conference on Formal Methods and Models for System Design, 2018

2017
An Event-B framework for the validation of Event-B refinement plugins.
CoRR, 2017

Automatic Refinement for Event-B through Annotated Patterns.
Proceedings of the 25th Euromicro International Conference on Parallel, 2017

A refinement-based compiler development for synchronous languages.
Proceedings of the 15th ACM-IEEE International Conference on Formal Methods and Models for System Design, 2017

2016
Towards a verified compiler prototype for the synchronous language SIGNAL.
Frontiers Comput. Sci., 2016

An Event-B Development Process for the Distributed BIP Framework.
Proceedings of the Formal Methods and Software Engineering, 2016

2015
Towards a verified transformation from AADL to the formal component-based language FIACRE.
Sci. Comput. Program., 2015

Real-Time Model Checking Support for AADL.
CoRR, 2015

2014
From AADL to Timed Abstract State Machines: A verified model transformation.
J. Syst. Softw., 2014

A verified transformation: from polychronous programs to a variant of clocked guarded actions.
Proceedings of the 17th International Workshop on Software and Compilers for Embedded Systems, 2014

Multi-Core Code Generation from Polychronous Programs with Time-Predictable Properties.
Proceedings of the First International Workshop on Architecture Centric Virtual Integration co-located with the 17th International Conference on Model Driven Engineering Languages and Systems, 2014

2013
A comparative study of two formal semantics of the SIGNAL language.
Frontiers Comput. Sci., 2013

Extending UPPAAL for the Modeling and Verification of Dynamic Real-Time Systems.
Proceedings of the Fundamentals of Software Engineering - 5th International Conference, 2013

A Mechanized Semantic Framework for Real-Time Systems.
Proceedings of the Formal Modeling and Analysis of Timed Systems, 2013

An Automatic Technique for Checking the Simulation of Timed Systems.
Proceedings of the Automated Technology for Verification and Analysis, 2013

2012
Compositional Refinement for Real-Time Systems with Priorities.
Proceedings of the 19th International Symposium on Temporal Representation and Reasoning, 2012

Revising and Extending the Uppaal Communication Mechanism.
Proceedings of the Software Composition - 11th International Conference, 2012

2011
Event B Development of a Synchronous AADL Scheduler.
Proceedings of the B 2011 Workshop, 2011

Design of a BPEL Verification Tool.
Proceedings of the Web Services and Formal Methods - 8th International Workshop, 2011

Two Formal Semantics of a Subset of the AADL.
Proceedings of the 16th IEEE International Conference on Engineering of Complex Computer Systems, 2011

Verification of Timed BPEL 2.0 Models.
Proceedings of the Enterprise, Business-Process and Information Systems Modeling, 2011

An Alternative Definition for Timed Automata Composition.
Proceedings of the Automated Technology for Verification and Analysis, 2011

2010
Supporting the Design of Safety Critical Systems Using AADL.
Proceedings of the 15th IEEE International Conference on Engineering of Complex Computer Systems, 2010

Synoptic: A Domain-Specific Modeling Language for Space On-board Application Software.
Proceedings of the Synthesis of Embedded Software, 2010

2009
Polychronous Interpretation of Synoptic, a Domain Specific Modeling Language for Embedded Flight-Software
Proceedings of the Proceedings FM-09 Workshop on Formal Methods for Aerospace, 2009

Towards Safe Design of Synchronous Bus Protocols in Event-B.
Proceedings of the Formal Methods: Foundations and Applications, 2009

A Comparative Study of FIACRE and TASM to Define AADL Real Time Concepts.
Proceedings of the 14th IEEE International Conference on Engineering of Complex Computer Systems, 2009

Modeling AADL Data Communication with BIP.
Proceedings of the Reliable Software Technologies, 2009

Formal Verification of AADL Specifications in the Topcased Environment.
Proceedings of the Reliable Software Technologies, 2009

2008
Spécification et vérification d'un ordonnanceur en B via les automates temporisés.
Obj. Logiciel Base données Réseaux, 2008

Modes in Asynchronous Systems.
Proceedings of the 13th International Conference on Engineering of Complex Computer Systems (ICECCS 2008), March 31 2008, 2008

2007
A mapping from AADL to Java-RTSJ.
Proceedings of the 5th International Workshop on Java Technologies for Real-time and Embedded Systems, 2007

The AADL behaviour annex - experiments and roadmap.
Proceedings of the 12th International Conference on Engineering of Complex Computer Systems (ICECCS 2007), 2007

Security policy compliance with violation management.
Proceedings of the 2007 ACM workshop on Formal methods in security engineering, 2007

2006
Automatic Verification of Bossa Scheduler Properties.
Proceedings of the 6th International Workshop on Automated Verification of Critical Systems, 2006

Verification of a scheduler in B through a timed automata specification.
Proceedings of the 2006 ACM Symposium on Applied Computing (SAC), 2006

A State/Event Temporal Deontic Logic.
Proceedings of the Deontic Logic and Artificial Normative Systems, 2006

2005
Towards formalising AADL in Proof Assistants.
Proceedings of the Second International Workshop on Formal Foundations of Embedded Software and Component-based Software Architectures, 2005

Formal Methods Meet Domain Specific Languages.
Proceedings of the Integrated Formal Methods, 5th International Conference, 2005

2004
TransM: A Structured Document Transformation Model.
Proceedings of the Information Systems Technology and its Applications, 2004

2003
Towards the verification of real-time systems in avionics: the Cotre approach.
Proceedings of the Eighth International Workshop on Formal Methods for Industrial Critical Systems, 2003

Vérification de modèles UML fondée sur OCL.
Proceedings of the Actes du XXIème Congrès INFORSID, Nancy, France, 24-27 mai, 2003, 2003

2002
Reduction and Quantifier Elimination Techniques for Program Validation.
Formal Methods Syst. Des., 2002

Type Synthesis in B and the Translation of B to PVS.
Proceedings of the ZB 2002: Formal Specification and Development in Z and B, 2002

2000
Abstract machine construction through operational semantics refinements.
Future Gener. Comput. Syst., 2000

FMona: A Tool for Expressing Validation Techniques over Infinite State Systems.
Proceedings of the Tools and Algorithms for Construction and Analysis of Systems, 2000

Experimenting Acceleration Methods for the Validation of Infinite State Systems.
Proceedings of the 2000 ICDCS Workshops, April 10, 2000, Taipei, Taiwan, ROC, 2000

1999
A Concurrent Object-Based Model and its Use for Coordinating Java Components.
Proceedings of the TOOLS 1999: 30th International Conference on Technology of Object-Oriented Languages and Systems, Delivering Quality Software, 1999

1998
Types versus classes.
Obj. Logiciel Base données Réseaux, 1998

On the Automatic Validation of Parameterized Unity Programs.
Proceedings of the Parallel and Distributed Processing, 10 IPPS/SPDP'98 Workshops Held in Conjunction with the 12th International Parallel Processing Symposium and 9th Symposium on Parallel and Distributed Processing, Orlando, Florida, USA, March 30, 1998

1997
Towards the Automatic Verification of Atomic Memory Protocols.
Parallel Process. Lett., 1997

1995
On the Refinement of symmetric memory protocols.
Proceedings of the Higher Order Logic Theorem Proving and Its Applications, 1995

1994
Towards a HOL Theory and Memory.
Proceedings of the Higher Order Logic Theorem Proving and Its Applications, 1994

1993
A Parallel Prolog Execution Model Theoretical Approach and Experimental Results.
Proceedings of the Seventh International Parallel Processing Symposium, 1993


  Loading...