Jean-François Naviner
Orcid: 0000-0001-8445-9860
According to our database1,
Jean-François Naviner
authored at least 51 papers
between 1990 and 2016.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2016
Microelectron. Reliab., 2016
2015
Cross-layer investigation of continuous-time sigma-delta modulator under aging effects.
Microelectron. Reliab., 2015
2014
A hybrid reliability assessment method and its support of sequential logic modelling.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014
Efficient computation of combinational circuits reliability based on probabilistic transfer matrix.
Proceedings of the 2014 IEEE International Conference on IC Design & Technology, 2014
2013
SNaP: A novel hybrid method for circuit reliability assessment under multiple faults.
Microelectron. Reliab., 2013
Selective hardening against multiple faults employing a net-based reliability analysis.
Proceedings of the IEEE 11th International New Circuits and Systems Conference, 2013
A fast reliability-aware approach for analogue integrated circuits based on Pareto fronts.
Proceedings of the IEEE 11th International New Circuits and Systems Conference, 2013
Reliability assessment of combinational logic using first-order-only fanout reconvergence analysis.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013
Single event transient mitigation through pulse quenching: Effectiveness at circuit level.
Proceedings of the 20th IEEE International Conference on Electronics, 2013
A general cost-effective design structure for probabilistic-based noise-tolerant logic functions in nanometer CMOS technology.
Proceedings of Eurocon 2013, 2013
Reliability analysis of combinational circuits with the influences of noise and single-event transients.
Proceedings of the 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2013
2012
Microelectron. Reliab., 2012
A Hierarchical Reliability Simulation Methodology for AMS Integrated Circuits and Systems.
J. Low Power Electron., 2012
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012
Proceedings of the 13th Latin American Test Workshop, 2012
Automatic selective hardening against soft errors: A cost-based and regularity-aware approach.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
2011
FIFA: A fault-injection-fault-analysis-based tool for reliability assessment at RTL level.
Microelectron. Reliab., 2011
Microelectron. Reliab., 2011
Microelectron. Reliab., 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
2010
Using error tolerance of target application for efficient reliability improvement of digital circuits.
Microelectron. Reliab., 2010
Microelectron. Reliab., 2010
Proceedings of the 23rd Annual Symposium on Integrated Circuits and Systems Design, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2008
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
Microelectron. Reliab., 2008
Microelectron. Reliab., 2008
Proceedings of the Wireless Networks, 2008
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
Proceedings of the Fault-Tolerant Distributed Algorithms on VLSI Chips, 07.09., 2008
2006
Ann. des Télécommunications, 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Impact of charge injection on system-level performance of a discrete-time GSM receiver.
Proceedings of the 13th IEEE International Conference on Electronics, 2006
2005
Calibration of sampling instants in a multiple channel time-interleaved analog-to-digital converter.
Proceedings of the 12th IEEE International Conference on Electronics, 2005
2004
Digital background and blind calibration for clock skew error in time-interleaved analog-to-digital converters.
Proceedings of the 17th Annual Symposium on Integrated Circuits and Systems Design, 2004
2003
Designing a programmable analog signal conditioning circuit without loss of measurement range.
IEEE Trans. Instrum. Meas., 2003
Proceedings of the 2003 IEEE International Conference on Acoustics, 2003
2002
Proceedings of the 55th IEEE Vehicular Technology Conference, 2002
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002
Proceedings of the IEEE International Conference on Acoustics, 2002
2001
Trade-off between antialiasing filter and analog-to-digital converters specifications in homodyne radio frequency receivers.
Proceedings of the 54th IEEE Vehicular Technology Conference, 2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
1994
Proceedings of the EDAC - The European Conference on Design Automation, ETC - European Test Conference, EUROASIC - The European Event in ASIC Design, Proceedings, February 28, 1994
1993
Microprocess. Microprogramming, 1993
1990
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990