Javier Mora

Orcid: 0000-0002-2247-1546

Affiliations:
  • Universidad Politécnica de Madrid, Spain


According to our database1, Javier Mora authored at least 15 papers between 2011 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2019
On the scalability of evolvable hardware architectures: comparison of systolic array and Cartesian genetic programming.
Genet. Program. Evolvable Mach., 2019

Automated Tool and Runtime Support for Fine-Grain Reconfiguration in Highly Flexible Reconfigurable Systems.
Proceedings of the 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2019

2018
Accelerating the evolution of a systolic array-based evolvable hardware system.
Microprocess. Microsystems, 2018

IMPRESS: Automated Tool for the Implementation of Highly Flexible Partial Reconfigurable Systems with Xilinx Vivado.
Proceedings of the 2018 International Conference on ReConFigurable Computing and FPGAs, 2018

2015
Fast and compact evolvable systolic arrays on dynamically reconfigurable FPGAs.
Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2015

2013
Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing.
IEEE Trans. Computers, 2013

A scalable evolvable hardware processing array.
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013

A Novel FPGA-based Evolvable Hardware System Based on Multiple Processing Arrays.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013

A self-adaptive image processing application based on evolvable and scalable hardware.
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013

Noise-agnostic adaptive image filtering without training references on an evolvable hardware platform.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013

A noise-agnostic self-adaptive image processing application based on evolvable hardware.
Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing, 2013

2012
Implementation techniques for evolvable HW systems: virtual VS. dynamic reconfiguration.
Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL), 2012

2011
Fault Tolerance Analysis and Self-Healing Strategy of Autonomous, Evolvable Hardware Systems.
Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, 2011

Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support.
Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, 2011

A fast Reconfigurable 2D HW core architecture on FPGAs for evolvable Self-Adaptive Systems.
Proceedings of the 2011 NASA/ESA Conference on Adaptive Hardware and Systems, 2011


  Loading...