Jason M. Fung

Orcid: 0000-0001-9754-8715

According to our database1, Jason M. Fung authored at least 18 papers between 2016 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Optimal Placement of TDC Sensor for Enhanced Power Side-Channel Assessment on FPGAS.
Proceedings of the 37th International Conference on VLSI Design and 23rd International Conference on Embedded Systems, 2024

Theoretical Patchability Quantification for IP-Level Hardware Patching Designs.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

2023
Hardware-Supported Patching of Security Bugs in Hardware IP Blocks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2023

An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors.
IEEE Trans. Computers, 2023

Secure-by-Construction Design Methodology for CPUs: Implementing Secure Speculation on the RTL.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023

Power Side-Channel Vulnerability Assessment of Lightweight Cryptographic Scheme, XOODYAK.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2022
Don't CWEAT It: Toward CWE Analysis Techniques in Early Stages of Hardware Design.
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022

Automating hardware security property generation: invited.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

2021
Toward Hardware-Based IP Vulnerability Detection and Post-Deployment Patching in Systems-on-Chip.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2021

Hardware Security in Emerging Technologies: Vulnerabilities, Attacks, and Solutions.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2021

Methodology of Assessing Information Leakage through Software-Accessible Telemetries.
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2021

2019
HardFails: Insights into Software-Exploitable Hardware Bugs.
Proceedings of the 28th USENIX Security Symposium, 2019

Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018
When a Patch is Not Enough - HardFails: Software-Exploitable Hardware Bugs.
CoRR, 2018

Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware.
Proceedings of the 55th Annual Design Automation Conference, 2018

2017
Guest Editors Introduction: Security of Beyond CMOS Devices: Issues and Opportunities.
IEEE Trans. Emerg. Top. Comput., 2017

2016
Verifying information flow properties of firmware using symbolic execution.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016


  Loading...