Jan Reineke
Orcid: 0000-0002-3459-2214Affiliations:
- Saarland University, Department of Computer Science, Germany
According to our database1,
Jan Reineke
authored at least 86 papers
between 2006 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on dl.acm.org
On csauthors.net:
Bibliography
2024
Proceedings of the 3rd International Workshop on Explainability of Real-time Systems and their Analysis at the IEEE Real-Time Systems Symposium, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
2023
Type-Aware Federated Scheduling for Typed DAG Tasks on Heterogeneous Multicore Platforms.
IEEE Trans. Computers, May, 2023
Proceedings of the IEEE Real-Time Systems Symposium, 2023
Proceedings of the IEEE International Symposium on Workload Characterization, 2023
Specification and Verification of Side-channel Security for Open-source Processors via Leakage Contracts.
Proceedings of the 2023 ACM SIGSAC Conference on Computer and Communications Security, 2023
2022
Proceedings of the 20th International Workshop on Worst-Case Execution Time Analysis, 2022
Proceedings of the 28th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2022
Proceedings of the PLDI '22: 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation, San Diego, CA, USA, June 13, 2022
uiCA: accurate throughput prediction of basic blocks on recent intel microarchitectures.
Proceedings of the ICS '22: 2022 International Conference on Supercomputing, Virtual Event, June 28, 2022
2021
CoRR, 2021
Proceedings of the 42nd IEEE Symposium on Security and Privacy, 2021
2020
Real Time Syst., 2020
Proceedings of the 2020 IEEE Symposium on Security and Privacy, 2020
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2020
2019
Log. Methods Comput. Sci., 2019
Proceedings of the IEEE Real-Time Systems Symposium, 2019
uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures.
Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, 2019
2018
Checking multi-view consistency of discrete systems with respect to periodic sampling abstractions.
Sci. Comput. Program., 2018
Real Time Syst., 2018
Leibniz Trans. Embed. Syst., 2018
Proceedings of the 18th International Workshop on Worst-Case Execution Time Analysis, 2018
Proceedings of the Advances in Aeronautical Informatics, Technologies Towards Flight 4.0., 2018
2017
Proceedings of the 2017 IEEE Real-Time Systems Symposium, 2017
Proceedings of the 2017 IEEE Real-Time Systems Symposium, 2017
Proceedings of the Principles of Security and Trust - 6th International Conference, 2017
Proceedings of the 29th Euromicro Conference on Real-Time Systems, 2017
Proceedings of the Computer Aided Verification - 29th International Conference, 2017
2016
Leibniz Trans. Embed. Syst., 2016
Analysis of Write-back Caches under Fixed-priority Preemptive and Non-preemptive Scheduling.
Proceedings of the 24th International Conference on Real-Time Networks and Systems, 2016
Proceedings of the 24th International Conference on Real-Time Networks and Systems, 2016
Proceedings of the NASA Formal Methods - 8th International Symposium, 2016
MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources.
Proceedings of the 53rd Annual Design Automation Conference, 2016
Proceedings of the Semantics, Logics, and Calculi, 2016
2015
ACM Trans. Inf. Syst. Secur., 2015
SIGBED Rev., 2015
Proceedings of the 15th International Workshop on Worst-Case Execution Time Analysis, 2015
Proceedings of the Verification, Model Checking, and Abstract Interpretation, 2015
Proceedings of the Model Checking Software - 22nd International Symposium, 2015
Proceedings of the 23rd International Conference on Real Time Networks and Systems, 2015
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015
Proceedings of the Correct System Design, 2015
2014
Leibniz Trans. Embed. Syst., 2014
Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems, 2014
Proceedings of the 22nd International Conference on Real-Time Networks and Systems, 2014
Proceedings of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium, 2014
Proceedings of the 20th IEEE Real-Time and Embedded Technology and Applications Symposium, 2014
Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation.
Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software, 2014
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2013
IACR Cryptol. ePrint Arch., 2013
Proceedings of the 19th IEEE Real-Time and Embedded Technology and Applications Symposium, 2013
Proceedings of the 50th Annual Design Automation Conference 2013, 2013
Proceedings of the CONCUR 2013 - Concurrency Theory - 24th International Conference, 2013
2012
Proceedings of the 12th International Workshop on Worst-Case Execution Time Analysis, 2012
Proceedings of the 7th IEEE International Symposium on Industrial Embedded Systems, 2012
A PRET microarchitecture implementation with repeatable timing and competitive performance.
Proceedings of the 30th International IEEE Conference on Computer Design, 2012
2011
J. Syst. Archit., 2011
Proceedings of the 23rd Euromicro Conference on Real-Time Systems, 2011
Proceedings of the Bringing Theory to Practice: Predictability and Performance in Embedded Systems, 2011
Proceedings of the 48th Design Automation Conference, 2011
Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis, 2011
Proceedings of the 9th International Conference on Hardware/Software Codesign and System Synthesis, 2011
2010
Proceedings of the 10th International Workshop on Worst-Case Execution Time Analysis, 2010
Proceedings of the Verification, 2010
Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, 2010
Proceedings of the 22nd Euromicro Conference on Real-Time Systems, 2010
2009
PhD thesis, 2009
Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2009
Proceedings of the 9th Intl. Workshop on Worst-Case Execution Time Analysis, 2009
Proceedings of the 9th Intl. Workshop on Worst-Case Execution Time Analysis, 2009
Cache-Related Preemption Delay Computation for Set-Associative Caches - Pitfalls and Solutions.
Proceedings of the 9th Intl. Workshop on Worst-Case Execution Time Analysis, 2009
Proceedings of the Static Analysis, 16th International Symposium, 2009
Proceedings of the Efficient Algorithms, 2009
2008
Proceedings of the 2008 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 2008
Proceedings of the 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), 2008
Proceedings of the 2008 ACM SIGPLAN/SIGBED Conference on Languages, 2008
2007
2006
Proceedings of the 6th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2006
Proceedings of the Workshop "Trustworthy Software" 2006, 2006