James J. Davis

Orcid: 0000-0002-4910-3188

Affiliations:
  • Imperial College London, UK


According to our database1, James J. Davis authored at least 27 papers between 2013 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Logic Shrinkage: Learned Connectivity Sparsification for LUT-Based Neural Networks.
ACM Trans. Reconfigurable Technol. Syst., December, 2023

Enabling Binary Neural Network Training on the Edge.
ACM Trans. Embed. Comput. Syst., November, 2023

2022
FPL Demo: Logic Shrinkage: A Neural Architecture Search-Based Approach to FPGA Netlist Generation.
Proceedings of the 32nd International Conference on Field-Programmable Logic and Applications, 2022

Logic Shrinkage: Learned FPGA Netlist Sparsity for Efficient Neural Network Inference.
Proceedings of the FPGA '22: The 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Virtual Event, USA, 27 February 2022, 2022

2021
Digit Stability Inference for Iterative Methods Using Redundant Number Representation.
IEEE Trans. Computers, 2021

Enabling Binary Neural Network Training on the Edge.
CoRR, 2021

2020
architect: Arbitrary-Precision Hardware With Digit Elision for Efficient Iterative Compute.
IEEE Trans. Very Large Scale Integr. Syst., 2020

LUTNet: Learning FPGA Configurations for Highly Efficient Neural Network Inference.
IEEE Trans. Computers, 2020

2019
Deep Neural Network Approximation for Custom Hardware: Where We've Been, Where We're Going.
ACM Comput. Surv., 2019

LUTNet: Rethinking Inference in FPGA Soft Logic.
Proceedings of the 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2019

2018
KAPow: High-Accuracy, Low-Overhead Online Per-Module Power Estimation for FPGA Designs.
ACM Trans. Reconfigurable Technol. Syst., 2018

An Application- and Platform-agnostic Runtime Management Framework for Multicore Systems.
Proceedings of the 8th International Joint Conference on Pervasive and Embedded Computing and Communication Systems, 2018

KOCL: Kernel-level Power Estimation for Arbitrary FPGA-SoC-accelerated OpenCL Applications.
Proceedings of the International Workshop on OpenCL, 2018

A PYNQ-Based Framework for Rapid CNN Prototyping.
Proceedings of the 26th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2018

Hardware Compilation of Deep Neural Networks: An Overview.
Proceedings of the 29th IEEE International Conference on Application-specific Systems, 2018

Digit Elision for Arbitrary-accuracy Iterative Computation.
Proceedings of the 25th IEEE Symposium on Computer Arithmetic, 2018

2017
KOCL: Power Self- Awareness for Arbitrary FPGA-SoC-Accelerated OpenCL Applications.
IEEE Des. Test, 2017

Voltage, Throughput, Power, Reliability, and Multicore Scaling.
Computer, 2017

architect: Arbitrary-precision constant-hardware iterative compute.
Proceedings of the International Conference on Field Programmable Technology, 2017

STRIPE: Signal selection for runtime power estimation.
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017

2016
Knowledge is Power: Module-level Sensing for Runtime Optimisation (Abstact Only).
Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2016

KAPow: A System Identification Approach to Online Per-Module Power Estimation in FPGA Designs.
Proceedings of the 24th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2016

Reduced-precision Algorithm-based Fault Tolerance for FPGA-implemented Accelerators.
Proceedings of the Applied Reconfigurable Computing - 12th International Symposium, 2016

2015
Adaptive energy minimization of embedded heterogeneous systems using regression-based learning.
Proceedings of the 25th International Workshop on Power and Timing Modeling, 2015

2014
Achieving low-overhead fault tolerance for parallel accelerators with dynamic partial reconfiguration.
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014

Reducing Overheads for Fault-Tolerant Datapaths with Dynamic Partial Reconfiguration.
Proceedings of the 22nd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2014

2013
Datapath fault tolerance for parallel accelerators.
Proceedings of the 2013 International Conference on Field-Programmable Technology, 2013


  Loading...