James A. Kahle

Affiliations:
  • IBM Systems and Technology Group, Austin, TX, USA


According to our database1, James A. Kahle authored at least 14 papers between 1990 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
An Architecture for Heterogeneous High-Performance Computing Systems: Motivation and Requirements.
Proceedings of the IEEE John Vincent Atanasoff International Symposium on Modern Computing, 2023

2021
Heterogeneous Computing Systems for Complex Scientific Discovery Workflows.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

2019
Summit and Sierra: Designing AI/HPC Supercomputers.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

2018

2011
POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor.
IEEE J. Solid State Circuits, 2011

2010
The implementation of POWER7<sup>TM</sup>: A highly parallel and scalable multi-core high-end server processor.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010

2007
Cell architecture: key physical design features and methodology.
Proceedings of the 2007 International Symposium on Physical Design, 2007

2006
Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor.
IEEE J. Solid State Circuits, 2006

Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor.
Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, 2006

2005
Introduction to the Cell multiprocessor.
IBM J. Res. Dev., 2005

The Cell Processor Architecture.
Proceedings of the 38th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-38 2005), 2005

The design methodology and implementation of a first-generation CELL processor: a multi-core SoC.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005

1994
A 2.2 W, 80 MHz superscalar RISC microprocessor.
IEEE J. Solid State Circuits, December, 1994

1990
IBM second-generation RISC machine organization.
Proceedings of the Intellectual Leverage: Thirty-Fifth IEEE Computer Society International Conference, 1990


  Loading...