Jaime Velasco-Medina
Orcid: 0000-0003-4091-1055
According to our database1,
Jaime Velasco-Medina
authored at least 43 papers
between 1998 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
Design of an S-ECIES Cryptoprocessor Using Gaussian Normal Bases Over GF(2<sup>m</sup>).
IEEE Trans. Very Large Scale Integr. Syst., 2021
IEEE J. Biomed. Health Informatics, 2021
2020
Structured Approach and Impedance Spectroscopy Microsystem for Fractional-Order Electrical Characterization of Vegetable Tissues.
IEEE Trans. Instrum. Meas., 2020
IEEE Trans. Circuits Syst. I Regul. Pap., 2020
2018
IEEE ACM Trans. Comput. Biol. Bioinform., 2018
Comput. Stand. Interfaces, 2018
2017
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
2016
Cooperative Wideband Spectrum Sensing Based on Sub-Nyquist Sparse Fast Fourier Transform.
IEEE Trans. Circuits Syst. II Express Briefs, 2016
Microelectron. J., 2016
Hardware implementation of FFT-based spectrum sensing techniques for cognitive radio.
Proceedings of the IEEE 7th Latin American Symposium on Circuits & Systems, 2016
Proceedings of the IEEE 7th Latin American Symposium on Circuits & Systems, 2016
An Integration of Usable Security and User Authentication into the ISO 9241-210 and ISO/IEC 25010: 2011.
Proceedings of the Human Aspects of Information Security, Privacy, and Trust, 2016
2014
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014
Design of elliptic curve cryptoprocessors over GF(2<sup>163</sup>) on Koblitz curves.
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014
Hardware implementation of the Smith-Waterman algorithm using a systolic architecture.
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014
2013
Design of an elliptic curve cryptoprocessor using optimal normal basis over GF(2<sup>233</sup>).
Proceedings of the 4th IEEE Latin American Symposium on Circuits and Systems, 2013
Proceedings of the 4th IEEE Latin American Symposium on Circuits and Systems, 2013
Proceedings of the 4th IEEE Latin American Symposium on Circuits and Systems, 2013
Proceedings of the 4th IEEE Latin American Symposium on Circuits and Systems, 2013
2012
2011
Diseño de una Arquitectura para la Solucion de la Ecuacion de Schroedinger usando el Metodo de Numerov
CoRR, 2011
Functional test generation for the pLRU replacement mechanism of embedded cache memories.
Proceedings of the 12th Latin American Test Workshop, 2011
Proceedings of the 2011 IEEE International Conference on Bioinformatics and Biomedicine Workshops, 2011
2010
Hardware Architectures for Elliptic Curve Cryptoprocessors Using Polynomial and Gaussian Normal Basis over GF(2<sup>233</sup>).
Trans. Comput. Sci., 2010
Proceedings of the 11th Latin American Test Workshop, 2010
Proceedings of the 11th Latin American Test Workshop, 2010
Proceedings of the 11th Latin American Test Workshop, 2010
Proceedings of the 15th European Test Symposium, 2010
2009
Cytocomputation in a biologically inspired, dynamically reconfigurable hardware platform.
Proceedings of the IEEE Congress on Evolutionary Computation, 2009
2008
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008
Proceedings of the 14th IEEE International On-Line Testing Symposium (IOLTS 2008), 2008
Proceedings of the 11th IEEE Workshop on Design & Diagnostics of Electronic Circuits & Systems (DDECS 2008), 2008
2007
Total ionizing dose effects in switched-capacitor filters using oscillation-based test.
Proceedings of the 20th Annual Symposium on Integrated Circuits and Systems Design, 2007
1999
Proceedings of the 17th IEEE VLSI Test Symposium (VTS '99), 1999
Proceedings of the IEEE International Conference On Computer Design, 1999
A One-Bit-Signature BIST for Embedded Operational Amplifiers in Mixed-Signal Circuits Based on the Slew-Rate Detection.
Proceedings of the 1999 Design, 1999
1998
Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, 1998
Proceedings of the 1998 Design, 1998
Proceedings of the 7th Asian Test Symposium (ATS '98), 2-4 December 1998, Singapore, 1998