Jaeyoung Seo

Orcid: 0000-0003-1742-6713

According to our database1, Jaeyoung Seo authored at least 13 papers between 2007 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
A Single-Ended Inverter-Based Addition-Only Feed-Forward Equalization Transmitter.
IEEE J. Solid State Circuits, November, 2024

2023
A 20-Gb/s/Pin Compact Single-Ended DCC-Less DECS Transceiver With CDR-Less RX Front-End for On-Chip Links.
IEEE J. Solid State Circuits, November, 2023

2022
A Compact Single-Ended Inverter-Based Transceiver With Swing Improvement for Short-Reach Links.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022

A 20-Gb/s/pin 0.0024-mm<sup>2</sup> Single-Ended DECS TRX with CDR-less Self-Slicing/Auto-Deserialization to Improve Tolerance on Duty Cycle Error and RX Supply Noise for DCC/CDR-less Short-Reach Memory Interfaces.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

A 20 Gb/s/pin 1.18pJ/b 1149µm<sup>2</sup>Single-Ended Inverter-based 4-tap Addition-Only Feed-Forward Equalization Transmitter with Improved Robustness to Coefficient Errors in 28nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

A Cost-efficient FPGA-based Embedded System for Biosensor Platform.
Proceedings of the 19th International SoC Design Conference, 2022

2021
A DFE-Enhanced Phase-Difference Modulation Signaling for Multi-Drop Memory Interfaces.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

2020
A 7.8-Gb/s 2.9-pJ/b Single-Ended Receiver With 20-Tap DFE for Highly Reflective Channels.
IEEE Trans. Very Large Scale Integr. Syst., 2020

A 7.8 Gb/s/pin, 1.96 pJ/b Transceiver With Phase-Difference-Modulation Signaling for Highly Reflective Interconnects.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

2018
An Approximate Closed-Form Transfer Function Model for Multiconductor Transmission Lines.
IEEE Trans. Circuits Syst. II Express Briefs, 2018

A 7.8Gb/s/pin 1.96pJ/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2017
An Approximate Transfer Function Model of Two Serially Connected Heterogeneous Transmission Lines.
IEEE Trans. Circuits Syst. II Express Briefs, 2017

2007
Performance analysis of a multiple vehicle tandem system with inter-vehicle buffers and blocking.
Comput. Ind., 2007


  Loading...