Jae Hun Lee
According to our database1,
Jae Hun Lee
authored at least 13 papers
between 1999 and 2008.
Collaborative distances:
Collaborative distances:
Timeline
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
0
1
2
3
4
1
2
3
1
2
2
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2008
Multi-algorithm targeted low memory bandwidth architecture for H.264/AVC integer-pel motion estimation.
Proceedings of the 2008 IEEE International Conference on Multimedia and Expo, 2008
Proceedings of the International Conference on Image Processing, 2008
Proceedings of the 2008 IEEE/IPIP International Conference on Embedded and Ubiquitous Computing (EUC 2008), 2008
2006
Microwave Properties of Sapphire Resonators with a Gap and Their Applicability for Measurements of the Intrinsic Surface Impedance of Thin Superconductor Films.
IEICE Trans. Electron., 2006
2004
Variable block size motion estimation algorithm and its hardware architecture for H.264/AVC.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
Feature-assisted search technique for motion estimation.
Proceedings of the Visual Communications and Image Processing 2003, 2003
Fast half-pixel motion estimation based on a directional search and a linear model.
Proceedings of the Visual Communications and Image Processing 2003, 2003
2002
Fast block-matching algorithm using selective integral projections.
Proceedings of the Visual Communications and Image Processing 2002, 2002
Proceedings of the 2002 International Conference on Image Processing, 2002
2001
A fast multi-resolution block matching algorithm and its LSI architecture for low bit-rate video coding.
IEEE Trans. Circuits Syst. Video Technol., 2001
A 1.0 Gb/s BiCMOS multi-channel optical interface transmitter and receiver chip set for high resolution digital displays.
IEEE Trans. Consumer Electron., 2001
Efficient motion estimation using edge-based binary block-matching and refinement based on motion vector correlation.
Proceedings of the 2001 International Conference on Image Processing, 2001
1999
A New VLSI Architecture of a Hierarchical Motion Estimator for Low Bit-Rate Video Coding.
Proceedings of the 1999 International Conference on Image Processing, 1999