Jack Ou
Orcid: 0000-0002-2262-9067
According to our database1,
Jack Ou
authored at least 13 papers
between 2012 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
Proceedings of the 65th IEEE International Midwest Symposium on Circuits and Systems, 2022
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022
2019
Implications of Small Geometry Effects on g<sub>m</sub>/I<sub>D</sub> Based Design Methodology for Analog Circuits.
IEEE Trans. Circuits Syst. II Express Briefs, 2019
2018
Proceedings of the 16th IEEE International New Circuits and Systems Conference, 2018
2017
Design considerations of a CMOS envelope detector for low power wireless receiver applications.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017
2016
Practical application of transconductance-to-drain-current dependent flicker noise analysis.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2015
J. Circuits Syst. Comput., 2015
2014
A g<sub>m</sub>/I<sub>D</sub>-Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier.
IEEE Trans. Circuits Syst. II Express Briefs, 2014
2013
Transconductance/drain current based sensitivity analysis for analog CMOS integrated circuits.
Proceedings of the IEEE 11th International New Circuits and Systems Conference, 2013
2012
Transconductance/drain current based distortion analysis for analog CMOS integrated circuits.
Proceedings of the 10th IEEE International NEWCAS Conference, 2012
Proceedings of the 10th IEEE International NEWCAS Conference, 2012