J. Kalaiselvi
Orcid: 0000-0002-7235-5113
According to our database1,
J. Kalaiselvi
authored at least 7 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Transition and Post-fault Correction Strategy for a Single-Phase Inverter With Improved Redundant Leg Utilization.
IEEE Trans. Ind. Electron., December, 2024
2023
A Novel Variable Time Delay FLL Based Estimation of Positive and Negative Sequence Components of Grid.
Proceedings of the 49th Annual Conference of the IEEE Industrial Electronics Society, 2023
Analysis and Mitigation of Circulating Common-Mode Current in Isolated Dual Active Bridge Converter.
Proceedings of the 49th Annual Conference of the IEEE Industrial Electronics Society, 2023
Synchronization of Three-Phase Grid-Connected Inverter Using Second-Order Sliding Mode Controller.
Proceedings of the 49th Annual Conference of the IEEE Industrial Electronics Society, 2023
2020
Analytical Approach for Common Mode EMI Noise Analysis in Dual Active Bridge Converter.
Proceedings of the 46th Annual Conference of the IEEE Industrial Electronics Society, 2020
2015
Bearing Currents and Shaft Voltage Reduction in Dual-Inverter-Fed Open-End Winding Induction Motor With Reduced CMV PWM Methods.
IEEE Trans. Ind. Electron., 2015
2012
Common mode voltage elimination PWMs for a dual two-level VSI with single inverter switching.
Proceedings of the 21st IEEE International Symposium on Industrial Electronics, 2012