Ioannis Vourkas
Orcid: 0000-0002-7036-8092
According to our database1,
Ioannis Vourkas
authored at least 58 papers
between 2009 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Sensors, January, 2024
2023
IEEE Access, 2023
Proceedings of the 12th International Conference on Modern Circuits and Systems Technologies, 2023
HW Implementation of Cellular Automata Models Supporting AgriFood Quality Control Processes.
Proceedings of the 12th International Conference on Modern Circuits and Systems Technologies, 2023
Compact Time-Based Sensor-to-Digital Converters in Skywater 130nm Open-Source Technology.
Proceedings of the 14th IEEE Latin America Symposium on Circuits and System, 2023
On the Development of Prognostics and System Health Management (PHM) Techniques for ReRAM Applications.
Proceedings of the 29th International Symposium on On-Line Testing and Robust System Design, 2023
Proceedings of the 38th Conference on Design of Circuits and Integrated Systems, 2023
2022
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
A Circuit-Level SPICE Modeling Strategy for the Simulation of Behavioral Variability in ReRAM.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
Exploring Different Circuit-level Approaches to the Forming of Resistive Random Access Memories.
Proceedings of the 11th International Conference on Modern Circuits and Systems Technologies, 2022
Proceedings of the 37th Conference on Design of Circuits and Integrated Systems, 2022
2021
Design Steps towards a MCU-based Instrumentation System for Memristor-based Crossbar Arrays.
Proceedings of the 10th International Conference on Modern Circuits and Systems Technologies, 2021
Proceedings of the 12th IEEE Latin America Symposium on Circuits and System, 2021
2020
IEEE Trans. Circuits Syst. II Express Briefs, 2020
Shortest Path Computing in Directed Graphs with Weighted Edges Mapped on Random Networks of Memristors.
Parallel Process. Lett., 2020
ReRAM-based Ratioed Combinational Circuit Design: a Solution for in-Memory Computing.
Proceedings of the 9th International Conference on Modern Circuits and Systems Technologies, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
On the Development of MCU-based ad hoc HW Interface Circuitry for Memristor Characterization.
Proceedings of the European Conference on Circuit Theory and Design, 2020
2019
Exploring Memristor Multi-Level Tuning Dependencies on the Applied Pulse Properties via a Low Cost Instrumentation Setup.
IEEE Access, 2019
Proceedings of the 25th IEEE International Symposium on On-Line Testing and Robust System Design, 2019
Proceedings of the Handbook of Memristor Networks., 2019
Proceedings of the Handbook of Memristor Networks., 2019
2018
Experimental Study of Artificial Neural Networks Using a Digital Memristor Simulator.
IEEE Trans. Neural Networks Learn. Syst., 2018
IEEE Trans. Emerg. Top. Comput., 2018
Int. J. Parallel Emergent Distributed Syst., 2018
Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale Architectures, 2018
Experimental measurements on resistive switching devices: Gaining hands-on experience.
Proceedings of the 7th International Conference on Modern Circuits and Systems Technologies, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
2017
Oscillation-Based Slime Mould Electronic Circuit Model for Maze-Solving Computations.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
Proceedings of the 27th International Symposium on Power and Timing Modeling, 2017
Towards memristive crossbar-based neuromorphic HW accelerators for signal processing.
Proceedings of the 6th International Conference on Modern Circuits and Systems Technologies, 2017
Proceedings of the 8th IEEE Latin American Symposium on Circuits & Systems, 2017
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
Int. J. Unconv. Comput., 2016
Experience on material implication computing with an electromechanical memristor emulator.
Proceedings of the 2016 IEEE Symposium Series on Computational Intelligence, 2016
Proceedings of the 1st IEEE International Verification and Security Workshop, 2016
2015
Live demonstration: XbarSim: An educational simulation tool for memristive crossbar-based circuits.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2014
IEEE Trans. Circuits Syst. II Express Briefs, 2014
On the generalization of composite memristive network structures for computational analog/digital circuits and systems.
Microelectron. J., 2014
Microelectron. J., 2014
Proceedings of the 18th Panhellenic Conference on Informatics, 2014
Proceedings of the Cellular Automata, 2014
2013
Improved read voltage margins with alternative topologies for memristor-based crossbar memories.
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013
Proceedings of the 20th IEEE International Conference on Electronics, 2013
2012
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
Proceedings of the Cellular Automata, 2012
2009
Proceedings of the 16th International Conference on Digital Signal Processing, 2009