Indranil Sengupta
Orcid: 0000-0002-5438-6653Affiliations:
- Indian Institute of Technology Kharagpur, India
According to our database1,
Indranil Sengupta
authored at least 159 papers
between 1994 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
1995
2000
2005
2010
2015
2020
0
5
10
15
1
5
3
2
5
2
4
7
5
6
5
2
3
2
1
1
2
2
2
1
1
1
3
6
2
1
6
2
6
4
6
5
10
9
3
2
2
9
5
3
2
1
3
4
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on zbmath.org
-
on orcid.org
On csauthors.net:
Bibliography
2024
Exploiting the Extended Neighborhood of Hexagonal Qubit Architecture for Mapping Quantum Circuits.
ACM J. Emerg. Technol. Comput. Syst., October, 2024
2023
Exploiting the Benefits of Clean Ancilla Based Toffoli Gate Decomposition Across Architectures.
Proceedings of the Reversible Computation - 15th International Conference, 2023
Improved Cost-Metric for Nearest Neighbor Mapping of Quantum Circuits to 2-Dimensional Hexagonal Architecture.
Proceedings of the Reversible Computation - 15th International Conference, 2023
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2023
2022
J. Syst. Archit., 2022
J. Circuits Syst. Comput., 2022
J. Circuits Syst. Comput., 2022
J. Electron. Test., 2022
Proceedings of the 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems, 2022
Unlocking High Resolution Arithmetic Operations within Memristive Crossbars for Error Tolerant Applications.
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
Nearest Neighbor Mapping of Quantum Circuits to Two-Dimensional Hexagonal Qubit Architecture.
Proceedings of the 52nd IEEE International Symposium on Multiple-Valued Logic, 2022
Proceedings of the 52. Jahrestagung der Gesellschaft für Informatik, INFORMATIK 2022, Informatik in den Naturwissenschaften, 26., 2022
SAT-based Exact Synthesis of Ternary Reversible Circuits using a Functionally Complete Gate Library.
Proceedings of the 25th Euromicro Conference on Digital System Design, 2022
Proceedings of the 25th Euromicro Conference on Digital System Design, 2022
2021
Proceedings of the Reversible Computation - 13th International Conference, 2021
Proceedings of the 4th International Symposium on Devices, Circuits and Systems, 2021
2020
IEEE Trans. Serv. Comput., 2020
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020
An efficient memristor crossbar architecture for mapping Boolean functions using Binary Decision Diagrams (BDD).
Integr., 2020
Proceedings of the 3rd International Symposium on Devices, Circuits and Systems, 2020
2019
ACM J. Emerg. Technol. Comput. Syst., 2019
Scheduling algorithms for reservoir- and mixer-aware sample preparation with microfluidic biochips.
Integr., 2019
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019
Exploiting Negative Control Lines and Nearest Neighbor for Improved Comparator Design.
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019
A Deep Neural Network Augmented Approach for Fixed Polarity AND-XOR Network Synthesis.
Proceedings of the TENCON 2019, 2019
Fault Coverage Enhancement via Weighted Random Pattern Generation in BIST Using a DNN-Driven-PSO Approach.
Proceedings of the 2019 International Conference on Information Technology (ICIT), 2019
Proceedings of the 24th Asia and South Pacific Design Automation Conference, 2019
2018
IEEE Trans. Very Large Scale Integr. Syst., 2018
IEEE Trans. Cloud Comput., 2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
IEEE Trans. Computers, 2018
IACR Cryptol. ePrint Arch., 2018
Generalizing the Concept of Scalable Reversible Circuit Synthesis for Multiple-Valued Logic.
Proceedings of the 48th IEEE International Symposium on Multiple-Valued Logic, 2018
Proceedings of the 8th International Symposium on Embedded Computing and System Design, 2018
2017
Refresh re-use based transparent test for detection of in-field permanent faults in DRAMs.
Integr., 2017
Proceedings of the 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems, 2017
Improved Decomposition of Multiple-Control Ternary Toffoli Gates Using Muthukrishnan-Stroud Quantum Gates.
Proceedings of the Reversible Computation - 9th International Conference, 2017
Design of Efficient Quantum Circuits Using Nearest Neighbor Constraint in 2D Architecture.
Proceedings of the Reversible Computation - 9th International Conference, 2017
Proceedings of the Reversible Computation - 9th International Conference, 2017
Proceedings of the 47th IEEE International Symposium on Multiple-Valued Logic, 2017
Reservoir and mixer constrained scheduling for sample preparation on digital microfluidic biochips.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
Integrated Through-Silicon Via Placement and Application Mapping for 3D Mesh-Based NoC Design.
ACM Trans. Embed. Comput. Syst., 2016
A Heuristic for Linear Nearest Neighbor Realization of Quantum Circuits by SWAP Gate Insertion Using N-Gate Lookahead.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2016
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016
Thermal-Aware Design and Test Techniques for Two-and Three-Dimensional Networks-on-Chip.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016
Proceedings of the Sixth International Symposium on Embedded Computing and System Design, 2016
Proceedings of the 11th International Design & Test Symposium, 2016
2015
Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment.
IEEE Trans. Very Large Scale Integr. Syst., 2015
A Post-Synthesis Optimization Technique for Reversible Circuits Exploiting Negative Control Lines.
IEEE Trans. Computers, 2015
All optical design of binary adders using semiconductor optical amplifier assisted Mach-Zehnder interferometer.
Microelectron. J., 2015
Thermal-aware multifrequency network-on-chip testing using particle swarm optimisation.
Int. J. High Perform. Syst. Archit., 2015
IACR Cryptol. ePrint Arch., 2015
Construction of RSBFs with improved cryptographic properties to resist differential fault attack on grain family of stream ciphers.
Cryptogr. Commun., 2015
Proceedings of the 28th International Conference on VLSI Design, 2015
Proceedings of the 19th International Symposium on VLSI Design and Test, 2015
Proceedings of the Reversible Computation - 7th International Conference, 2015
TSV Placement and Core Mapping for 3D Mesh Based Network-on-Chip Design Using Extended Kernighan-Lin Partitioning.
Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, 2015
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2015
Proceedings of the 2015 IEEE Conference on Communications and Network Security, 2015
2014
Wirel. Networks, 2014
Framework for Multiple-Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization.
IEEE Trans. Very Large Scale Integr. Syst., 2014
Trans. Comput. Sci., 2014
ACM J. Emerg. Technol. Comput. Syst., 2014
IET Networks, 2014
Proceedings of the 2014 27th International Conference on VLSI Design, 2014
Through silicon via placement and mapping strategy for 3D mesh based Network-on-Chip.
Proceedings of the 22nd International Conference on Very Large Scale Integration, 2014
Proceedings of the 9th International Design and Test Symposium, 2014
Proceedings of the 17th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2014
Proceedings of the Applied Computation and Security Systems - ACSS 2014, 2014
2013
Constrained Search for a Class of Good Bijective S-Boxes With Improved DPA Resistivity.
IEEE Trans. Inf. Forensics Secur., 2013
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2013
Partial encryption and watermarking scheme for audio files with controlled degradation of quality.
Multim. Tools Appl., 2013
Particle Swarm Optimization Based Reversible Circuit Synthesis Using Mixed Control Toffoli Gates.
J. Low Power Electron., 2013
Int. J. Netw. Secur., 2013
First-order DPA Vulnerability of Rijndael: Security and Area-delay Optimization Trade-off.
Int. J. Netw. Secur., 2013
Proceedings of the VLSI Design and Test, 17th International Symposium, 2013
Proceedings of the Reversible Computation - 5th International Conference, 2013
Proceedings of the 2013 International Symposium on Electronic System Design, 2013
Proceedings of the Progress in Cryptology - INDOCRYPT 2013, 2013
Proceedings of the 8th International Design and Test Symposium, 2013
Design and implementation of rotation symmetric S-boxes with high nonlinearity and high DPA resilience.
Proceedings of the 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, 2013
Proceedings of the 18th IEEE European Test Symposium, 2013
Proceedings of the 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2013
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
Proceedings of the 50th Annual Design Automation Conference 2013, 2013
2012
Secur. Commun. Networks, 2012
Design of a high performance Binary Edwards Curve based processor secured against side channel analysis.
Integr., 2012
An efficient routing technique for mesh-of-tree-based NoC and its performance comparison.
Int. J. High Perform. Syst. Archit., 2012
IACR Cryptol. ePrint Arch., 2012
STACRP: a secure trusted auction oriented clustering based routing protocol for MANET.
Clust. Comput., 2012
Proceedings of the 25th International Conference on VLSI Design, 2012
Proceedings of the 25th International Conference on VLSI Design, 2012
Proceedings of the 25th International Conference on VLSI Design, 2012
Proceedings of the Progress in VLSI Design and Test - 16th International Symposium, 2012
Particle Swarm Optimization Based BIST Design for Memory Cores in Mesh Based Network-on-Chip.
Proceedings of the Progress in VLSI Design and Test - 16th International Symposium, 2012
Proceedings of the Progress in VLSI Design and Test - 16th International Symposium, 2012
Proceedings of the International Symposium on Electronic System Design, 2012
Proceedings of the International Conference on Computing, Networking and Communications, 2012
Proceedings of the 2012 Second International Conference on Digital Information and Communication Technology and it's Applications (DICTAP), 2012
2011
An audio watermarking scheme using singular value decomposition and dither-modulation quantization.
Multim. Tools Appl., 2011
A New Audio Watermarking Scheme Based on Singular Value Decomposition and Quantization.
Circuits Syst. Signal Process., 2011
Multiple Fault Diagnosis Based on Multiple Fault Simulation Using Particle Swarm Optimization.
Proceedings of the VLSI Design 2011: 24th International Conference on VLSI Design, 2011
Proceedings of the Information Systems Security - 7th International Conference, 2011
Proceedings of the 21st ACM Great Lakes Symposium on VLSI 2010, 2011
2010
Traffic grooming, routing, and wavelength assignment in an optical WDM mesh networks based on clique partitioning.
Photonic Netw. Commun., 2010
An adaptive audio watermarking based on the singular value decomposition in the wavelet domain.
Digit. Signal Process., 2010
Verifiable (<i>t</i>, <i>n</i>) Threshold Secret Sharing Scheme Using <i>ECC</i> Based Signcryption.
Proceedings of the Information Systems, Technology and Management, 2010
Proceedings of the IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing, 2010
2009
IET Inf. Secur., 2009
Parallel crypto-devices for GF(p) elliptic curve multiplication resistant against side channel attacks.
Comput. Electr. Eng., 2009
Proceedings of the Information Systems, Technology and Management, 2009
Enhancing file data security in linux operating system by integrating secure file system.
Proceedings of the 2009 IEEE Symposium on Computational Intelligence in Cyber Security, 2009
2008
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008
A genetic algorithm based approach for traffic grooming, routing and wavelength assignment in optical WDM mesh networks.
Proceedings of the 16th International Conference on Networks, 2008
Proceedings of the Information Systems Security, 4th International Conference, 2008
A Multi Objective Evolutionary Algorithm Based Approach for Traffic Grooming, Routing and Wavelength Assignment in Optical WDM Networks.
Proceedings of the IEEE Reglon 10 Colloquium and Third International Conference on Industrial and Information Systems, 2008
Routing and Wavelength Assignment in All Optical Networks Based on Clique Partitioning.
Proceedings of the Distributed Computing and Networking, 9th International Conference, 2008
Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, 2008
Proceedings of the Third International Conference on COMmunication System softWAre and MiddlewaRE (COMSWARE 2008), 2008
An effective group-based key establishment scheme for large-scale wireless sensor networks using bivariate polynomials.
Proceedings of the Third International Conference on COMmunication System softWAre and MiddlewaRE (COMSWARE 2008), 2008
Proceedings of the 2008 International Conference on Information Technology, 2008
2007
Int. J. Wirel. Opt. Commun., 2007
Proceedings of the Distributed Computing and Internet Technology, 2007
Proceedings of the 2007 International Conference on Computing: Theory and Applications (ICCTA 2007), 2007
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007
Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exposition, 2007
Maximal Breach in Wireless Sensor Networks: Geometric Characterization and Algorithms.
Proceedings of the Algorithmic Aspects of Wireless Sensor Networks, 2007
2006
Proceedings of the Fifth International Conference on Networking and the International Conference on Systems (ICN / ICONS / MCL 2006), 2006
Proceedings of the Distributed Computing and Networking, 8th International Conference, 2006
Optimisation Problems Based on the Maximal Breach Path Measure for Wireless Sensor Network Coverage.
Proceedings of the Distributed Computing and Internet Technology, 2006
2005
Proceedings of the Distributed Computing and Internet Technology, 2005
Proceedings of the 14th Asian Test Symposium (ATS 2005), 2005
2004
An algorithm for optimal assignment of a wavelength in a tree topology and its application in WDM networks.
IEEE J. Sel. Areas Commun., 2004
Int. J. Wirel. Opt. Commun., 2004
2003
A rerouting technique with minimum traffic disruption for dynamic traffic in WDM networks.
Proceedings of the 11th IEEE International Conference on Networks, 2003
2002
An Integrated Approach to Testing Embedded Cores and Interconnects Using Test Access Mechanism (TAM) Switch.
J. Electron. Test., 2002
An efficient bandwidth reservation and call admission control scheme for wireless mobile networks.
Comput. Commun., 2002
Reformatting Test Patterns for Testing Embedded Core Based System Using Test Access Mechanism (TAM) Switch.
Proceedings of the 7th Asia and South Pacific Design Automation Conference (ASP-DAC 2002), 2002
An Adaptive Resource Reservation and Distributed Admission Control Scheme for Mobile Networks.
Proceedings of the Distributed Computing, 2002
Proceedings of the Distributed Computing, 2002
2001
IEEE Trans. Computers, 2001
J. Syst. Archit., 2001
2000
Cellular Automata Based Deterministic Test Sequence Generator for Sequential Circuits.
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000
Proceedings of the 2000 International Symposium on Information Technology (ITCC 2000), 2000
Proceedings of the Seventh International Conference on Parallel and Distributed Systems, 2000
1997
Int. J. Syst. Sci., 1997
Proceedings of the 10th International Conference on VLSI Design (VLSI Design 1997), 1997
1995
1994
A class of two-dimensional cellular automata and their applications in random pattern testing.
J. Electron. Test., 1994
Proceedings of the Seventh International Conference on VLSI Design, 1994