Igor A. Kharitonov
Orcid: 0000-0001-8947-8227
According to our database1,
Igor A. Kharitonov
authored at least 16 papers
between 1995 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2021
SPICE Compact BJT, MOSFET, and JFET Models for ICs Simulation in the Wide Temperature Range (From -200 °C to +300 °C).
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021
2018
Proceedings of the 2018 IEEE East-West Design & Test Symposium, 2018
2017
Electrical characterization and reliability of submicron SOI CMOS technology in the extended temperature range (to 300 °C).
Microelectron. Reliab., 2017
Radiation-Induced Fault Simulation of SOI/SOS CMOS LSI's Using Universal Rad-SPICE MOSFET Model.
J. Electron. Test., 2017
Generalized test automation method for MOSFET's including characteristics measurements and model parameters extraction for aero-space applications.
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017
Proceedings of the 2017 IEEE East-West Design & Test Symposium, 2017
2016
Fault simulation in radiation-hardened SOI CMOS VLSIs using universal compact MOSFET model.
Proceedings of the 17th Latin-American Test Symposium, 2016
2014
The system of microelectronics education for aerospace industry based on "university-enterprise" link.
Proceedings of the 10th European Workshop on Microelectronics Education (EWME), 2014
Proceedings of the 2014 East-West Design & Test Symposium, 2014
2013
Simulation of total dose influence on analog-digital SOI/SOS CMOS circuits with EKV-RAD macromodel.
Proceedings of the East-West Design & Test Symposium, 2013
Proceedings of the East-West Design & Test Symposium, 2013
New version of automated electro-thermal analysis in Mentor Graphics PCB Design System.
Proceedings of the East-West Design & Test Symposium, 2013
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013
2011
Proceedings of the 9th East-West Design & Test Symposium, 2011
2002
Multi-Level Testing Strategy for Radiation Hardened SOI/SOS ICs.
Proceedings of the 3rd Latin American Test Workshop, 2002
1995
Proceedings of the Proceedings EURO-DAC'95, 1995