Hyungwoo Lee
Orcid: 0000-0003-1834-5413
According to our database1,
Hyungwoo Lee
authored at least 25 papers
between 2002 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Expert Syst. Appl., 2024
2020
Long-Term Non Anesthetic Preclinical Study Available Extra-Cranial Brain Activator (ECBA) System for the Future Minimally Invasive Human Neuro Modulation.
IEEE Trans. Biomed. Circuits Syst., 2020
Long-term Non-Anesthetic Preclinical Study Available Extra-Cranial Brain Activator (ECBA) System for the Future Minimally-Invasive Human Neuro-Modulation.
Proceedings of the 42nd Annual International Conference of the IEEE Engineering in Medicine & Biology Society, 2020
A 10 nV/rt Hz noise level 32-channel neural impedance sensing ASIC for local activation imaging on nerve section.
Proceedings of the 42nd Annual International Conference of the IEEE Engineering in Medicine & Biology Society, 2020
2019
A minimally invasive wirelessly powered brain stimulation system for treating neurological disorders.
Proceedings of the 41st Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2019
Micro Bio Processor: a 0.144cc 70uW closed loop platform for body implant electroceutical systems.
Proceedings of the 2019 IEEE Biomedical Circuits and Systems Conference, 2019
2018
Computer-vision-based bare-hand augmented reality interface for controlling an AR object.
Int. J. Comput. Aided Eng. Technol., 2018
Energy Efficient Bio-Feedback Stimulation System with Adaptive Parameters Optimization Closed Loop.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
An Energy Efficient Programmable Neuro-Mimicking Stimulator IC for Implantable Electroceutical Systems.
Proceedings of the 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2018
2015
A 5.2 mW IEEE 802.15.6 HBC Standard Compatible Transceiver With Power Efficient Delay-Locked-Loop Based BPSK Demodulator.
IEEE J. Solid State Circuits, 2015
2014
A 33μW/node Duty Cycle Controlled HBC Transceiver system for medical BAN with 64 sensor nodes.
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014
A 5.2mW IEEE 802.15.6 HBC standard compatible transceiver with power efficient delay-locked-loop based BPSK demodulator.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2014
2013
A 5.5mW IEEE-802.15.6 wireless body-area-network standard transceiver for multichannel electro-acupuncture application.
Proceedings of the 2013 IEEE International Solid-State Circuits Conference, 2013
2012
A Sub-10 nA DC-Balanced Adaptive Stimulator IC With Multi-Modal Sensor for Compact Electro-Acupuncture Stimulation.
IEEE Trans. Biomed. Circuits Syst., 2012
A Low-Energy Crystal-Less Double-FSK Sensor Node Transceiver for Wireless Body-Area Network.
IEEE J. Solid State Circuits, 2012
A 0.24-nJ/b Wireless Body-Area-Network Transceiver With Scalable Double-FSK Modulation.
IEEE J. Solid State Circuits, 2012
A sub-10nA DC-balanced adaptive stimulator IC with multimodal sensor for compact electro-acupuncture system.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012
The compact electro-acupuncture system for multi-modal feedback electro-acupuncture treatment.
Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2012
Proceedings of the 2012 IEEE Biomedical Circuits and Systems Conference, 2012
2011
A 0.24nJ/b wireless body-area-network transceiver with scalable double-FSK modulation.
Proceedings of the IEEE International Solid-State Circuits Conference, 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011
2010
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010
2003
Proceedings of the Information Security, 6th International Conference, 2003
2002
Concurrent Gate Re-Sizing and Buffer Insertion to Reduce Glitch Power in CMOS Digital Circuit Design.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2002