Hyundong Lee

Orcid: 0000-0002-4329-7057

According to our database1, Hyundong Lee authored at least 13 papers between 2018 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Design Technology Co-Optimization and Time-Efficient Verification for Enhanced Pin Accessibility in the Post-3-nm Node.
IEEE Access, 2024

FS2K: A Forksheet FET Technology Library and a Study of VLSI Prediction for 2nm and Beyond.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

Reinforcement Learning-Based Optimization of Back-Side Power Delivery Networks in VLSI Design for IR -Drop Reduction.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024

2023
T<sup>3</sup>L: A Practical Implementation of Tri-Transistor Ternary Logic Based on Inkjet-Printed Anti-Ambipolar Transistors and CMOSs of Thin-Film Structure.
IEEE Trans. Circuits Syst. I Regul. Pap., December, 2023

Cache Register Sharing Structure for Channel-level Near-memory Processing in NAND Flash Memory.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023

HFGCN: High-speed and Fully-optimized GCN Accelerator.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023

High-throughput PIM (Processing in-Memory) for DRAM using Bank-level Pipelined Architecture.
Proceedings of the 20th International SoC Design Conference, 2023

2022
Circuit-Level Exploration of Ternary Logic Using Memristors and MOSFETs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022

Ternary Competitive to Binary: A Novel Implementation of Ternary Logic Using Depletion-mode and Conventional MOSFETs.
Proceedings of the 52nd IEEE International Symposium on Multiple-Valued Logic, 2022

A Convenient Implementation of the Ternary Logic: Using Anti-Ambipolar Transistors and PMOS Based on Printed Carbon Nanotubes.
Proceedings of the 52nd IEEE International Symposium on Multiple-Valued Logic, 2022

2021
A Practical Implementation of the Ternary Logic Using Memristors and MOSFETs.
Proceedings of the 51st IEEE International Symposium on Multiple-Valued Logic, 2021

2019
Automatic Generation of Game Content using a Graph-based Wave Function Collapse Algorithm.
Proceedings of the IEEE Conference on Games, 2019

2018
Deep motion transfer without big data.
Proceedings of the Special Interest Group on Computer Graphics and Interactive Techniques Conference, 2018


  Loading...